Ponencia
Efficient Design of a FFT/IFFT-64 Module on ASIC
Autor/es | Millán Calderón, Alejandro
Bellido Díaz, Manuel Jesús Juan Chico, Jorge Ruiz de Clavijo Vázquez, Paulino Guerrero Martos, David Ostúa Arangüena, Enrique Viejo Cortés, Julián |
Departamento | Universidad de Sevilla. Departamento de Tecnología Electrónica |
Fecha de publicación | 2005 |
Fecha de depósito | 2021-02-10 |
Publicado en |
|
ISBN/ISSN | 959-261-105-X |
Resumen | In this work we present the VHDL implementation of a
FFT/IFFT-64 module. This implementation: (a) is relatively
quick and (b) occupies a limited amount of area. The
module operation is based on a radix-8 butterfly and ... In this work we present the VHDL implementation of a FFT/IFFT-64 module. This implementation: (a) is relatively quick and (b) occupies a limited amount of area. The module operation is based on a radix-8 butterfly and it allows the calculation of a complex 64-element FFT/IFFT in 290 clock cycles providing a precision of 98.8% on the magnitude of the output samples. Area saving is achieved mainly by using a RAM macrocell in order to store intermediate calculations. The synthesis process has been carried out on ASIC using AMS 0.35 μm technology and reaching the place & routing level in the test process. |
Cita | Millán Calderón, A., Bellido Díaz, M.J., Juan Chico, J., Ruiz de Clavijo Vázquez, P., Guerrero Martos, D., Ostúa Arangüena, E. y Viejo Cortés, J. (2005). Efficient Design of a FFT/IFFT-64 Module on ASIC. En IWS 2005: XI Taller IBERCHIP Salvador de Bahía, Brasil: IBERCHIP. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Efficient design of a FFT IFFT-64 ... | 400.8Kb | [PDF] | Ver/ | |