Author profile: Ostúa Arangüena, Enrique
Institutional data
Name | Ostúa Arangüena, Enrique |
Department | Tecnología Electrónica |
Knowledge area | Tecnología Electrónica |
Professional category | Profesor Colaborador |
Request | |
![]() ![]() ![]() ![]() ![]() ![]() ![]() |
Statistics
-
No. publications
43
-
No. visits
2944
-
No. downloads
5092
Publications |
---|
Article
![]() Embedded LUKS (E-LUKS): A Hardware Solution to IoT SecurityEmbedded LUKS (E-LUKS): A Hardware Solution to IoT Security
(MDPI, 2021-01-01)
The Internet of Things (IoT) security is one of the most important issues developers have to face. Data tampering must be ... |
Article
![]() Address-encoded byte orderAddress-encoded byte order
(Elsevier, 2020-01-01)
Unaligned accesses are forbidden in many high-performance architectures. In most of these architectures, the least significant ... |
Article
![]() Using the complement of the cosine to compute trigonometric functionsUsing the complement of the cosine to compute trigonometric functions
(Springer, 2020-01-01)
The computation of the sine and cosine functions is required in devices ranging from application-specific signal processors ... |
Article
![]() High-Performance Time Server Core for FPGA System-on-ChipHigh-Performance Time Server Core for FPGA System-on-Chip
(MDPI, 2019-01-01)
This paper presents the complete design and implementation of a low-cost, low-footprint, network time protocol server core ... |
Article
![]() Minimalistic SDHC-SPI hardware reader module for boot loader applicationsMinimalistic SDHC-SPI hardware reader module for boot loader applications
(Elsevier, 2017-01-01)
This paper introduces a low-footprint full hardware boot loading solution for FPGA-based Programmable Systems on Chip. The ... |
Presentation
![]() Metodología PBL en modo colaborativo aplicada al diseño de un SoCMetodología PBL en modo colaborativo aplicada al diseño de un SoC
(Universidad de Sevilla, 2016-01-01)
Dado el carácter principalmente práctico en las asignaturas de los másteres universitarios la metodología PBL es ampliamente ... |
Presentation
![]() Building a basic membrane computerBuilding a basic membrane computer
(Fénix, 2016-01-01)
In this work, we present the building of two well-known membrane com- puters (squares generator and divisor test). Although ... |
Article
![]() NanoFS: a hardware-oriented file systemNanoFS: a hardware-oriented file system
(IEEE Computer Society, 2013-01-01)
NanoFS is a novel file system for embedded systems and storage-class memories (like flash) and is specially designed to be ... |
Presentation
![]() Experiencia de renovación metodológica en la enseñanza de la electrónica digital básicaExperiencia de renovación metodológica en la enseñanza de la electrónica digital básica
(Universidad de Vigo, 2012-01-01)
Esta contribución presenta una experiencia sobre el proceso de adaptación de una asignatura de electrónica digital básica ... |
Presentation
![]() Methodology Updating Experience in Basic Digital Electronics TeachingMethodology Updating Experience in Basic Digital Electronics Teaching
(IEEE Computer Society, 2012-01-01)
This contribution describes the experience of updating a basic digital electronics course in a Computer Science grade as a ... |
Chapter of Book
![]() Open Development Platform for Embedded SystemsOpen Development Platform for Embedded Systems
(IntechOpen, 2012-01-01)
|
Article
![]() Long-term on-chip verification of systems with logical events scattered in timeLong-term on-chip verification of systems with logical events scattered in time
(Elsevier, 2012-01-01)
Traditional on-chip and off-chip logic analyzers present important shortcomings when used for the longterm verification ... |
Presentation
![]() Design and implementation of a suitable core for on-chip long-term verificationDesign and implementation of a suitable core for on-chip long-term verification
(IEEE Computer Society, 2010-01-01)
Traditional on-chip and off-chip logic analyzers present important shortcomings when used for the long-term verification ... |
Presentation
![]() Implementación sobre FPGA de un cliente SNTP de bajo coste y alta precisiónImplementación sobre FPGA de un cliente SNTP de bajo coste y alta precisión
(Universidad de Alcalá, 2009-01-01)
Este trabajo presenta el diseño y la implementación sobre FPGA de un cliente SNTP compacto, de bajo coste y alta precisión, ... |
Presentation
![]() Delay and power consumption of static bulk-CMOS gates using independent bodiesDelay and power consumption of static bulk-CMOS gates using independent bodies
(IEEE Computer Society, 2009-01-01)
Digital designs implemented using SOI processes employ separated bodies for each transistor. This approach is not usually ... |
Presentation
![]() La primera experiencia en el diseño de sistemas digitales sobre FPGAsLa primera experiencia en el diseño de sistemas digitales sobre FPGAs
(Universidad de Zaragoza, 2008-01-01)
Se presenta una práctica de introducción al diseño de sistemas digitales sobre FPGAs. El objetivo es que se pueda realizar ... |
Presentation
![]() Digital Data Processing Peripheral Design for an Embedded Application based on the Microblaze Soft CoreDigital Data Processing Peripheral Design for an Embedded Application based on the Microblaze Soft Core
(IEEE Computer Society, 2008-01-01)
In this paper we present a design of a peripheral for MicroBlaze soft core processor as part of a R+D project carried out ... |
Presentation
![]() La primera experiencia en el diseño de sistemas digitales sobre FPGAsLa primera experiencia en el diseño de sistemas digitales sobre FPGAs
(Universidad Politécnica de Madrid, 2008-01-01)
Se presenta una práctica de introducción al diseño de sistemas digitales sobre FPGAs. El objetivo es que se pueda realizar ... |
Presentation
![]() Implementation of a FFT/IFFT Module on FPGA: Comparison of MethodologiesImplementation of a FFT/IFFT Module on FPGA: Comparison of Methodologies
(IEEE Computer Society, 2008-01-01)
In this work, we have compared three different methodologies for the implementation of a FFT/IFFT module on FPGA: VHDL ... |
Presentation
![]() Desarrollo de una interfaz RS-232 para el manejo de un coche de radiocontrol desde el PCDesarrollo de una interfaz RS-232 para el manejo de un coche de radiocontrol desde el PC
(Universidad de Zaragoza, 2008-01-01)
Este trabajo presenta el desarrollo de un sistema de radiocontrol para un coche teledirigido. Se trata de un circuito que, ... |
Presentation
![]() Building a SoC for industrial applications based on LEON microprocessor and a GNU/Linux distributionBuilding a SoC for industrial applications based on LEON microprocessor and a GNU/Linux distribution
(IEEE Computer Society, 2008-01-01)
This paper presents the design of a complete RTU (Remote Terminal Unit) with a System-on-Chip solution based completely ... |
Presentation
![]() Design and Implementation of a SNTP Client on FPGADesign and Implementation of a SNTP Client on FPGA
(IEEE Computer Society, 2008-01-01)
This contribution presents the design and implementation of a SNTP client module suitable for IEC 61850 environments fully ... |
Presentation
![]() Design of a FFT/IFFT module as an IP core suitable for embedded systemsDesign of a FFT/IFFT module as an IP core suitable for embedded systems
(IEEE Computer Society, 2007-01-01)
In this work, we have laid the foundations that allow us to accomplish the implementation of a FFT/IFFT module as an IP ... |
Chapter of Book
![]() Static Power Consumption in CMOS Gates Using Independent BodiesStatic Power Consumption in CMOS Gates Using Independent Bodies
(Springer, 2007-01-01)
It has been reported that the use of independent body terminals for series transistors in static bulk-CMOS gates improves ... |
Presentation
![]() Automatic logic synthesis for parallel alternating latches clocking schemesAutomatic logic synthesis for parallel alternating latches clocking schemes
(SPIE Digital Library, 2007-01-01)
This paper proposes a VHDL coding technique that allows for the automatic synthesis of digital circuits using the so called ... |
Presentation
![]() A SoC Design Methodology for LEON2 on FPGAA SoC Design Methodology for LEON2 on FPGA
(IBERCHIP, 2006-01-01)
SoC design methodologies show up as a natural and productive method to implement embedded and/or ubiquitous systems. The ... |
Presentation
![]() Diseño e Implementación Óptima de Periféricos de DSP con System Generator para MicroblazeDiseño e Implementación Óptima de Periféricos de DSP con System Generator para Microblaze
(IBERCHIP, 2006-01-01)
Con este trabajo pretendemos analizar como se lleva a cabo el diseño de periféricos de DSP utilizando uno de los nuevos ... |
Presentation
![]() Diseño e implantación de SoPC basados en el microprocesador PicoBlazeDiseño e implantación de SoPC basados en el microprocesador PicoBlaze
(Universidad Politécnica de Madrid, 2006-01-01)
Con este trabajo pretendemos realizar una aportación a la docencia de la materias que cu bren el diseño de SoPC (System ... |
Presentation
![]() Introducción de dispositivos programables en prácticas de laboratorioIntroducción de dispositivos programables en prácticas de laboratorio
(Universidad Politécnica de Madrid, 2006-01-01)
En esta comunicación se presenta la realización de una práctica de la asignatura Estructura de Computadores de primer curso ... |
Presentation
![]() Efficient Design and Implementation on FPGA of a MicroBlaze Peripheral for Processing Direct Electrical Networks MeasurementsEfficient Design and Implementation on FPGA of a MicroBlaze Peripheral for Processing Direct Electrical Networks Measurements
(IEEE Computer Society, 2006-01-01)
This contribution successfully accomplished the design and implementation of an advanced DSP circuit for direct measurements ... |
Presentation
![]() Diseño e implementación de SOPC basados en el microprocesador PicoblazeDiseño e implementación de SOPC basados en el microprocesador Picoblaze
(Universidad Politécnica de Madrid, 2006-01-01)
Con este trabajo pretendemos realizar una aportación a la docencia de la materias que cubren el diseño de SoPC (System on ... |
Presentation
![]() Desarrollo en VHDL de un filtro digital genérico basado en estructuras canónicas.Desarrollo en VHDL de un filtro digital genérico basado en estructuras canónicas.
(Universidad Politécnica de Madrid, 2006-01-01)
Este trabajo abarca la realización de un filtro digital a bajo nivel. El diseño propuesto se basa en la utilización de un ... |
Article
![]() Automated performance evaluation of skew-tolerant clocking schemesAutomated performance evaluation of skew-tolerant clocking schemes
(Taylor and Francis Online, 2006-01-01)
In this paper the authors evaluate the timing and power performance of three skew-tolerant clocking schemes. These schemes ... |
Presentation
![]() Efficient Design of a FFT/IFFT-64 Module on ASICEfficient Design of a FFT/IFFT-64 Module on ASIC
(IBERCHIP, 2005-01-01)
In this work we present the VHDL implementation of a FFT/IFFT-64 module. This implementation: (a) is relatively quick and ... |
Article
![]() Application of Internode model to global power consumption estimation in SCMOS gatesApplication of Internode model to global power consumption estimation in SCMOS gates
(Springer, 2005-01-01)
In this paper, we present a model, Internode, that unifies the gate functional behavior and the dynamic one. It is based ... |
Presentation
![]() Algorithms to get the maximum operation frequency for skew-tolerant clocking schemesAlgorithms to get the maximum operation frequency for skew-tolerant clocking schemes
(Society of Photo-Optical Instrumentation Engineers (SPIE), 2005-01-01)
Nowadays it is not possible to neglect the delay of interconnection lines. The die size is rising very fast, and the delay ... |
Chapter of Book
![]() Logic-Level Fast Current Simulation for Digital CMOS CircuitsLogic-Level Fast Current Simulation for Digital CMOS Circuits
(Springer, 2005-01-01)
Nowadays, verification of digital integrated circuit has been focused more and more from the timing and area field to ... |
Presentation
![]() Análisis del comportamiento de la videoconsola Atari 2600 como sistema digital real basado en microprocesador en el laboratorio de electrónica.Análisis del comportamiento de la videoconsola Atari 2600 como sistema digital real basado en microprocesador en el laboratorio de electrónica.
(Universidad Politécnica de Valencia, 2004-01-01)
En este trabajo se propone una práctica de laboratorio para la asignatura Estructura de Computadores de primer curso de ... |
Presentation
![]() ADKI: un sistema web de adquisición de datos bajo LinuxADKI: un sistema web de adquisición de datos bajo Linux
(Universidad Politécnica de Valencia, 2004-01-01)
Esta contribución presenta una aplicación genérica de adquisición de datos y control para sistemas simples que incorpora ... |
Article
![]() Signal Sampling Based Transition Modeling for Digital Gates CharacterizationSignal Sampling Based Transition Modeling for Digital Gates Characterization
(Springer, 2004-01-01)
Current characterization methods introduce an important error in the measurement process. In this paper, we present a novel ... |
Presentation
![]() Seguridad en Internet: web spoofingSeguridad en Internet: web spoofing
(Universidad Politécnica de Valencia, 2004-01-01)
En este trabajo se estudia la técnica Web Spoofing como método de ataque a través de Internet. Se trata de una variante ... |
Presentation
![]() Diseño del microcontrolador 8051 con módulo ensamblador- generador de ROM en lenguaje VHDLDiseño del microcontrolador 8051 con módulo ensamblador- generador de ROM en lenguaje VHDL
(Universidad Politécnica de Valencia, 2004-01-01)
En este trabajo se presenta el resultado de un Proyecto Fin de Carrera en el que se ha diseñado el microcontrlador 8051 ... |
Presentation
![]() Internode: Internal Node Logic Computational ModelInternode: Internal Node Logic Computational Model
(IEEE Computer Society, 2003-01-01)
In this work, we present a computational behavioral model for logic gates called Internode (Internal Node Logic Computational ... |