Artículo
An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation
Autor/es | Cano Quiveu, Germán
Ruiz de Clavijo Vázquez, Paulino Bellido Díaz, Manuel Jesús Guerrero Martos, David Viejo Cortés, Julián Juan Chico, Jorge |
Departamento | Universidad de Sevilla. Departamento de Tecnología Electrónica |
Fecha de publicación | 2021 |
Fecha de depósito | 2022-02-02 |
Publicado en |
|
Resumen | This paper introduces a design and on-chip verification framework for IPCores in FPGA
platforms. The methodology of the proposed framework is based on the development of a high level software
model, an HDL description ... This paper introduces a design and on-chip verification framework for IPCores in FPGA platforms. The methodology of the proposed framework is based on the development of a high level software model, an HDL description of the IPCore and the verification of the system under test by the Autotest Core, an on-chip verification core developed for this framework. The test pattern generation is done at the high level in software and used throughout the design and verification process. HDL simulation results can then be compared to on-chip results and get performance measurements from the Autotest Core. The Off-line testing is possible by using standard low-cost Flash storage (SD card). The proposed framework and methodology applied to PRESENT and SPONGENT cryptographic algorithms has shown over two orders of magnitude better performance than commercial tools like Xilinx's VIO and a hardware footprint of the verification cored below 3% of the available FPGA resources. |
Agencias financiadoras | Ministerio de Economía y Competitividad (MINECO). España |
Identificador del proyecto | TIN2017-89951-P |
Cita | Cano Quiveu, G., Ruiz de Clavijo Vázquez, P., Bellido Díaz, M.J., Guerrero Martos, D., Viejo Cortés, J. y Juan Chico, J. (2021). An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation. IEEE Access, 9, 161383-161394. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
An_Integrated_Digital_System_D ... | 1.317Mb | [PDF] | Ver/ | |