Repositorio de producción científica de la Universidad de Sevilla

Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation

 

Advanced Search
 
Opened Access Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation
Cites

Show item statistics
Icon
Export to
Author: Viejo Cortés, Julián
Juan Chico, Jorge
Bellido Díaz, Manuel Jesús
Millán Calderón, Alejandro
Ruiz de Clavijo Vázquez, Paulino
Department: Universidad de Sevilla. Departamento de Tecnología Electrónica
Date: 2011
Published in: IEEE Transactions on Instrumentation and Measurement, 60 (12), 3961-3963.
Document type: Article
Abstract: Discrete microprocessor-based equipment is a typical synchronization system on the market which implements the most critical features of the synchronization protocols in hardware and the synchronization algorithms in software. In this paper, a new clock discipline algorithm for hardware implementation is presented, allowing for full hardware implementation of synchronization systems. Measurements on field-programmable gate array prototypes show a fast convergence time (below 10 s) and a high accuracy (1 μs) for typical configuration parameters.
Cite: Viejo Cortés, J., Juan Chico, J., Bellido Díaz, M.J., Millán Calderón, A. y Ruiz de Clavijo Vázquez, P. (2011). Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation. IEEE Transactions on Instrumentation and Measurement, 60 (12), 3961-3963.
Size: 267.7Kb
Format: PDF

URI: http://hdl.handle.net/11441/52740

DOI: 10.1109/TIM.2011.2164828

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)