Article
Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation
Author/s | Viejo Cortés, Julián
Juan Chico, Jorge Bellido Díaz, Manuel Jesús Millán Calderón, Alejandro Ruiz de Clavijo Vázquez, Paulino |
Department | Universidad de Sevilla. Departamento de Tecnología Electrónica |
Publication Date | 2011 |
Deposit Date | 2017-01-25 |
Published in |
|
Abstract | Discrete microprocessor-based equipment is a typical synchronization
system on the market which implements the most critical
features of the synchronization protocols in hardware and the synchronization
algorithms in ... Discrete microprocessor-based equipment is a typical synchronization system on the market which implements the most critical features of the synchronization protocols in hardware and the synchronization algorithms in software. In this paper, a new clock discipline algorithm for hardware implementation is presented, allowing for full hardware implementation of synchronization systems. Measurements on field-programmable gate array prototypes show a fast convergence time (below 10 s) and a high accuracy (1 μs) for typical configuration parameters. |
Funding agencies | Ministerio de Educación y Cultura (MEC). España |
Project ID. | HIPER TEC2007-61802/MIC |
Citation | Viejo Cortés, J., Juan Chico, J., Bellido Díaz, M.J., Millán Calderón, A. y Ruiz de Clavijo Vázquez, P. (2011). Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation. IEEE Transactions on Instrumentation and Measurement, 60 (12), 3961-3963. |
Files | Size | Format | View | Description |
---|---|---|---|---|
Fast convergence.pdf | 267.7Kb | [PDF] | View/ | |