Ponencia
High-performance ΣΔ ADC for ADSL applications in 0.35μm CMOS digital technology
Autor/es | Río Fernández, Rocío del
Rosa Utrera, José Manuel de la Medeiro Hidalgo, Fernando Pérez Verdú, Belén Rodríguez Vázquez, Ángel Benito |
Departamento | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo |
Fecha de publicación | 2001 |
Fecha de depósito | 2019-10-01 |
Publicado en |
|
ISBN/ISSN | 0-7803-7057-0 |
Resumen | We present a ΣΔ modulator designed for ADSL applications in a 0.3Sμm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable ... We present a ΣΔ modulator designed for ADSL applications in a 0.3Sμm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable resolution, which allows us to use only 16 oversampling ratio. Especial emphasis is placed on technology issues, namely: poor analog performance and substrate coupling. The measured performances are 13-bit dynamic range operating at 2MS/s and 12-bit dynamic range operating at 4MS/s. The modulator consumes 77mW from a 3.3-V supply and occupies 1.32 mm2. |
Cita | Río Fernández, R.d., Rosa Utrera, J.M.d.l., Medeiro Hidalgo, F., Pérez Verdú, B. y Rodríguez Vázquez, Á.B. (2001). High-performance ΣΔ ADC for ADSL applications in 0.35μm CMOS digital technology. En 8th IEEE International Conference on Electronics, Circuits and Systems (501-504), Malta: Institute of Electrical and Electronics Engineers. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
A HIGH-PERFORMANCE SIGMA-DELTA ... | 431.9Kb | [PDF] | Ver/ | |