Repositorio de producción científica de la Universidad de Sevilla

Improved nanopipelined RTD adder using generalized threshold gates

Opened Access Improved nanopipelined RTD adder using generalized threshold gates

Citas

buscar en

Estadísticas
Icon
Exportar a
Autor: Pettenghi Roldán, Héctor
Avedillo de Juan, María José
Quintana Toledo, José María
Departamento: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Fecha: 2011
Tipo de documento: Artículo
Resumen: Many logic circuit applications of Resonant Tunneling Diodes are based on the MOnostable-BIstable Logic Element (MOBILE). Threshold logic is a computational model widely used in the design of MOBILE circuits, i.e. these circuits are built from thres hold gates (TGs). This paper describes the design of full adders (FAs) using TG based circuit topologies. Both the selection of different MOBILE TG networks and the use of gates that can be considered extensions of the MOBILE TG are addressed. The FAs are applied to the design of nanopipelined carry propagations adders which are evaluated and compared to a previously reported one, showing advantages in terms of speed, power and power delay product.
Tamaño: 179.4Kb
Formato: PDF

URI: http://hdl.handle.net/11441/68026

DOI: 10.1109/TNANO.2009.2035311

Ver versión del editor

Mostrar el registro completo del ítem


Esta obra está bajo una Licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones