Ponencia
Multiplexing AER Asynchronous Channels over LVDS Links with Flow-Control and Clock-Correction for Scalable Neuromorphic Systems
Autor/es | Yousefzadeh, Amirreza
Jablonski, M. Iakymchuk, T. Linares Barranco, Alejandro Rosado, A. Plana, L.A. Serrano Gotarredona, María Teresa Furber, Steve B. Linares Barranco, Bernabé |
Departamento | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores |
Fecha de publicación | 2017 |
Fecha de depósito | 2020-02-14 |
Publicado en |
|
ISBN/ISSN | 978-1-4673-6853-7 2379-447X |
Resumen | Address-Event-Representation (AER) is a widely
extended asynchronous technique for interchanging “neural
spikes” among different hardware elements in Neuromorphic
Systems. Conventional AER links use parallel physical ... Address-Event-Representation (AER) is a widely extended asynchronous technique for interchanging “neural spikes” among different hardware elements in Neuromorphic Systems. Conventional AER links use parallel physical wires together with a pair of handshaking signals (Request and Acknowledge). Here we present a fully serial implementation using bidirectional SATA connectors with a pair of LVDS (low voltage differential signaling) wires for each direction. The proposed implementation can multiplex a number of conventional parallel AER links per LVDS physical connection. It uses flow control, clock correction, and byte alignment techniques to transmit 32-bit address events reliably over multiplexed serial connections. The setup has been tested using commercial Spartan6 FPGAs reaching a maximum event transmission speed of 75Meps (Mega Events per second) for 32-bit events at 3.0Gbps line data rate. |
Identificador del proyecto | TEC2012-37868-C04-01
TEC2015-63884-C2-1-P TEC2016-77785-P TIC-6091 |
Cita | Yousefzadeh, A., Jablonski, M., Iakymchuk, T., Linares Barranco, A., Rosado, A., Plana, L.A.,...,Linares Barranco, B. (2017). Multiplexing AER Asynchronous Channels over LVDS Links with Flow-Control and Clock-Correction for Scalable Neuromorphic Systems. En ISCAS 2017: IEEE International Symposium on Circuits and Systems Baltimore, MD, USA: IEEE Computer Society. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Multiplexing AER asynchronous.pdf | 554.8Kb | [PDF] | Ver/ | |