Ponencias (Arquitectura y Tecnología de Computadores)
Recent Submissions
-
Presentation
Propuesta para la elaboración de prácticas de codiseño de bajo coste
(Universidad Politécnica de Madrid, 2006)En esta comunicación se presenta una propuesta para la elaboración de prácticas de sistemas digitales basados en codiseño. ...
-
Presentation
Codiseño hardware/software de un sistema de dosificación basado en lógica difusa
(Universidad Politécnica de Madrid, 2002)En esta comunicación se describe la realización mediante codiseño hardware/software de un sistema de dosificación que ...
-
Presentation
Síntesis hardware de sistemas difusos mediante el entorno de desarrollo Xfuzzy
(Universidad Politécnica de Madrid, 2000) -
Presentation
Introducción al cálculo analógico mediante un modelo de dinámica poblacional
(Universidad Politécnica de Madrid, 2000) -
Presentation
Generación de señales analógicas mediante PWM empleando un núcleo en tiempo real sobre una arquitectura PC sin elementos adicionales de entradasalida
(Universidad Politécnica de Madrid, 2000) -
Presentation
Un simulador gráfico para la enseñanza de memorias caché
(Universidad Politécnica de Madrid, 2000) -
Presentation
Una herramienta didáctica para el estudio del código máquina en procesadores de 64 bits
(Universidad Politécnica de Madrid, 2000) -
Presentation
Optimización del despliegue de una red de cargadores eléctricos mediante simulación computacional
(3ciencias, 2020)La sociedad se encuentra ante una revolución en el transporte y el modelo energético. Existen actualmente en España algo ...
-
Presentation
Implementation of binary stochastic STDP learning using chalcogenide-based memristive devices
(IEEE, 2021-04)The emergence of nano-scale memristive devices encouraged many different research areas to exploit their use in multiple ...
-
Presentation
Experimental Body-input Three-stage DC offset Calibration Scheme for Memristive Crossbar
(IEEE, 2020)Reading several ReRAMs simultaneously in a neuromorphic circuit increases power consumption and limits scalability. Applying ...
-
Presentation
Incremental Learning For Fundus Image Segmentation
(IARIA XPS Press, 2020-03-22)Automated Fundus image segmentation is tradition-ally done in the image acquisition instrument and, thus, in thiscase it ...
-
Presentation
Lower-Limb Falling Detection System Using Gated Recurrent Neural Networks
(IARIA XPS Press, 2020-03-22)Accidental falls are one of the most common causes of premature disability and mortality related to unnatural causes. This ...
-
Presentation
EMG-Controlled Robotic Prosthetic Arm With Neural Network Training
(IARIA XPS Press, 2020-03-22)The project consists of the creation of a roboticarm controlled remotely through a brace developed by ThalmicLabs, able ...
-
Presentation
Designing a wearable device for step analyzing
(IEEE Computer Society, 2019)During the locomotion, the foot is a contact surface and a source of interaction with the external environment. Because ...
-
Presentation
Voltage Mode Driver for Low Power Transmission of High Speed Serial AER Links
(IEEE Computer Society, 2011)This paper presents a voltage-mode high speed driver to transmit serial AER data in scalable multi-chip AER systems. To ...
-
Presentation
Spiking Hough for Shape Recognition
(Springer, 2017)The paper implements a spiking neural model methodology inspired on the Hough Transform. On-line event-driven spikes ...
-
Presentation
Spike-Based Convolutional Network for real-time processing
(IEEE Computer Society, 2010)In this paper we propose the first bio-inspired sixlayer convolutional network (ConvNet) non-frame based that can be ...
-
Presentation
Scene Context Classification with Event-Driven Spiking Deep Neural Networks
(IEEE Computer Society, 2018)Event-Driven computation is attracting growing attention among researchers for several reasons. On one hand, the ...
-
Presentation
Programmable kernel analog VLSI convolution chip for real time vision processing
(IEEE Computer Society, 2000)A neural architecture that implements a programmable 2D image filter has been presented. The architecture allows to implement ...
-
Presentation
Programmable 2D image filter for AER vision processing
(IEEE Computer Society, 1999)A VLSI architecture is proposed for the realization of real-time 2D image filtering in an address-event-representation ...