On the suitability and development of layout templates for analog layout reuse and layout-aware synthesis
|Author||Castro López, Rafael
Fernández Fernández, Francisco Vidal
Rodríguez Vázquez, Ángel Benito
|Department||Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo|
|Published in||VLSI Circuits and Systems II (2005), p 661-672|
|Abstract||Accelerating the synthesis of increasingly complex analog integrated circuits is key to bridge the widening gap between what we can integrate and what we can design while meeting ever-tightening time-to-market constraints. ...
Accelerating the synthesis of increasingly complex analog integrated circuits is key to bridge the widening gap between what we can integrate and what we can design while meeting ever-tightening time-to-market constraints. It is a well-known fact in the semiconductor industry that such goal can only be attained by means of adequate CAD methodologies, techniques, and accompanying tools. This is particularly important in analog physical synthesis (a.k.a. layout generation), where large sensitivities of the circuit performances to the many subtle details of layout implementation (device matching, loading and coupling effects, reliability, and area features are of utmost importance to analog designers), render complete automation a truly challenging task. To approach the problem, two directions have been traditionally considered, knowledge-based and optimization-based, both with their own pros and cons. Besides, recently reported solutions oriented to speed up the overall design flow by means of reuse-based practices or by cutting off time-consuming, error-prone spins between electrical and layout synthesis (a technique known as layout-aware synthesis), rely on a outstandingly rapid yet efficient layout generation method. This paper analyses the suitability of procedural layout generation based on templates (a knowledge-based approach) by examining the requirements that both layout reuse and layout-aware solutions impose, and how layout templates face them. The ability to capture the know-how of experienced layout designers and the turnaround times for layout instancing are considered main comparative aspects in relation to other layout generation approaches. A discussion on the benefit-cost trade-off of using layout templates is also included. In addition to this analysis, the paper delves deeper into systematic techniques to develop fully reusable layout templates for analog circuits, either for a change of the circuit sizing (i.e., layout retargeting) or a change of the fabrication process (i.e., layout migration). Several examples implemented with the Cadence's Virtuoso tool suite are provided as demonstration of the paper's contributions.
|Cite||Castro López, R., Fernández Fernández, F.V. y Rodríguez Vázquez, Á.B. (2005). On the suitability and development of layout templates for analog layout reuse and layout-aware synthesis. En VLSI Circuits and Systems II (661-672), Sevilla, España: The International Society for Optical Engineering - SPIE.|
Except where otherwise noted, this item's license is described as: Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Showing items related by title, author, creator and subject.
Geometrically-constrained, parasitic-aware synthesis of analog ICs [Presentation]Castro López, Rafael; Fernández Fernández, Francisco Vidal; Rodríguez Vázquez, Ángel Benito (The International Society for Optical Engineering - SPIE, 2005)
In order to speed up the design process of analog ICs, iterations between different design stages should be avoided as much as possible. More specifically, spins between electrical and physical synthesis should be reduced ...
Environmental features of Chinese architectural heritage: the standardization of form in the pursuit of equilibrium with nature [Article]Almodóvar Melendo, José Manuel; Cabeza Laínez, José María (MDPI AG, 2018)
We present a scientific discussion about Chinese historical architecture and cultural paradigms in order to analyze the formation of building patterns objectively connected to environmental features. In this regard, we ...
Fiorelli, Rafaella; Guerra Vinuesa, Oscar; Río Fernández, Rocío del; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2016)
This paper studies the effects of capacitors non-idealities in the performance of un-even split-capacitor SAR ADCs. Also, election of the m and l bits of MSB and LSB capacitors banks, respectively, is studied to reduce ...