Ponencia
Low power LVDS transceiver for AER links with burst mode operation capability
Autor/es | Zamarreño Ramos, Carlos
Serrano Gotarredona, María Teresa Linares Barranco, Bernabé |
Departamento | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores |
Fecha de publicación | 2009 |
Fecha de depósito | 2018-08-03 |
Publicado en |
|
Resumen | This paper presents the design and simulation of
an LVDS transceiver intended to be used in serial AER links.
Traditional implementations of LVDS serial interfaces require a
continuous data flow between the transmitter ... This paper presents the design and simulation of an LVDS transceiver intended to be used in serial AER links. Traditional implementations of LVDS serial interfaces require a continuous data flow between the transmitter and the receiver to keep the synchronization. However, the serial AER-LVDS interface proposed in [2] operates in a burst mode, having long times of silence without data transmission. This can be used to reduce the power consumption by switching off the LVDS circuitry during the pauses. Moreover, a fast recovery time after pauses must be achieved to not slow down the interface operation. The transceiver was designed in a 90 nm technology. Extensive simulations have been performed demonstrating a 1 Gbps data rate operation for all corners in post-layout simulations. Driver and receiver take up an area of 100x215 m2 and 100x140 m2 respectively. |
Identificador del proyecto | 216777 (NABAB)
EC2006-11730-C03-01 (SAMANTA II) P06-TIC-01417 |
Cita | Zamarreño Ramos, C., Serrano Gotarredona, M.T. y Linares Barranco, B. (2009). Low power LVDS transceiver for AER links with burst mode operation capability. En XXIV Conference on Design of Circuits and Integrated Systems, Zaragoza. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Low power LVDS.pdf | 625.3Kb | [PDF] | Ver/ | |