Repositorio de producción científica de la Universidad de Sevilla

Two-phase RTD-CMOS pipelined circuits

 

Advanced Search
 
Opened Access Two-phase RTD-CMOS pipelined circuits
Cites

Show item statistics
Icon
Export to
Author: Nuñez Martínez, Juan
Avedillo de Juan, María José
Quintana Toledo, José María
Department: Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
Date: 2012
Published in: IEEE Transactions on Nanotechnology, 11 (6), 1063-1066.
Document type: Article
Abstract: MOnostable-BIstable Logic Element (MOBILE) networks can be operated in a gate-level pipelined fashion (nanopipeline) allowing high through output. Resonant tunneling diode (RTD)-based MOBILE nanopipelined circuits have been reported using different clock schemes including a four-phase strategy and a single-phase clock scheme. In particular, significant power advantages of single-phase RTD-CMOS MOBILE circuits over pure CMOS have been shown. This letter compares the RTD-CMOS realizations using a single clock and a novel two-phase clock solution. Significant superior robustness and performance in terms of power and area are obtained for the two-phase implementations.
Cite: Nuñez Martínez, J., Avedillo de Juan, M.J. y Quintana Toledo, J.M. (2012). Two-phase RTD-CMOS pipelined circuits. IEEE Transactions on Nanotechnology, 11 (6), 1063-1066.
Size: 189.4Kb
Format: PDF

URI: https://hdl.handle.net/11441/76576

DOI: 10.1109/TNANO.2012.2213839

See editor´s version

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)