Mostrar el registro sencillo del ítem

Ponencia

dc.creatorDomínguez Castro, Rafaeles
dc.creatorRodríguez Vázquez, Ángel Benitoes
dc.creatorHuertas Díaz, José Luises
dc.creatorSánchez Sinencio, Edgares
dc.creatorLinares Barranco, Bernabées
dc.date.accessioned2020-03-18T14:57:29Z
dc.date.available2020-03-18T14:57:29Z
dc.date.issued1990
dc.identifier.citationDomínguez Castro, R., Rodríguez Vázquez, Á.B., Huertas Díaz, J.L., Sánchez Sinencio, E. y Linares Barranco, B. (1990). Analog neural networks for real-time constrained optimization. En IEEE International Symposium on Circuits and Systems (1867-1870), Nueva Orleans, USA: Institute of Electrical and Electronics Engineers.
dc.identifier.issn0271-4310es
dc.identifier.urihttps://hdl.handle.net/11441/94265
dc.description.abstractArchitectures and circuit techniques for implementing general piecewise constrained optimization problems using VLSI techniques are explored. Discrete-time analog techniques are considered due to their inherent accuracy, programmability, and reconfigurability. A general architecture for minimizing piecewise functions by using gradient schemes is introduced. Switched-capacitor (SC) building blocks featuring improved characteristics in terms of area occupation and operation speed are presented. The implementation of the architectures by using the newest switched-current techniques is discussed. The layout of a 3-μm CMOS SC prototype for a quadratic optimization problem with linear constraints is given.es
dc.formatapplication/pdfes
dc.format.extent4 p.es
dc.language.isoenges
dc.publisherInstitute of Electrical and Electronics Engineerses
dc.relation.ispartofIEEE International Symposium on Circuits and Systems (1990), pp. 1867-1870.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.titleAnalog neural networks for real-time constrained optimizationes
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.publisherversionhttps://doi.org/10.1109/ISCAS.1990.112033es
dc.identifier.doihttps://doi.org/10.1109/ISCAS.1990.112033es
dc.publication.initialPage1867es
dc.publication.endPage1870es
dc.eventtitleIEEE International Symposium on Circuits and Systemses
dc.eventinstitutionNueva Orleans, USAes
dc.identifier.sisius20388275es

FicherosTamañoFormatoVerDescripción
Analog Neural Networks for ...529.5KbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional