A prototype tool for optimum analog sizing using simulated annealing

Medeiro Hidalgo, Fernando; Domínguez Castro, Rafael; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis

doi:10.1109/ISCAS.1992.230431

Ponencia

dc.creator	Medeiro Hidalgo, Fernando	es
dc.creator	Domínguez Castro, Rafael	es
dc.creator	Rodríguez Vázquez, Ángel Benito	es
dc.creator	Huertas Díaz, José Luis	es
dc.date.accessioned	2020-03-12T16:05:35Z
dc.date.available	2020-03-12T16:05:35Z
dc.date.issued	1992
dc.identifier.citation	Medeiro Hidalgo, F., Domínguez Castro, R., Rodríguez Vázquez, Á.B. y Huertas Díaz, J.L. (1992). A prototype tool for optimum analog sizing using simulated annealing. En IEEE International Symposium on Circuits and Systems (1933-1936), San Diego, USA: Institute of Electrical and Electronics Engineers.
dc.identifier.isbn	0-7803-0593-0	es
dc.identifier.issn	0271-4310	es
dc.identifier.uri	https://hdl.handle.net/11441/94147
dc.description.abstract	It is shown that using simulated annealing in combination with electrical simulation provides a powerful tool allowing unexperienced designer to size complex analogue building blocks starting from scratch. A cost function structure is proposed to map a set of specification targets into a combinatorial optimization problem which is in his turn solved by statistical methods. Applicability of the tool is demonstrated via several examples. In particular via the design of the building blocks for a 2μm CMOS 16bits 20 KHz second-order sigma-delta modulator.	es
dc.format	application/pdf	es
dc.format.extent	4 p.	es
dc.language.iso	eng	es
dc.publisher	Institute of Electrical and Electronics Engineers	es
dc.relation.ispartof	IEEE International Symposium on Circuits and Systems (1992), p 1933-1936
dc.rights	Attribution-NonCommercial-NoDerivatives 4.0 Internacional	*
dc.rights.uri	http://creativecommons.org/licenses/by-nc-nd/4.0/	*
dc.title	A prototype tool for optimum analog sizing using simulated annealing	es
dc.type	info:eu-repo/semantics/conferenceObject	es
dcterms.identifier	https://ror.org/03yxnpp24
dc.type.version	info:eu-repo/semantics/acceptedVersion	es
dc.rights.accessRights	info:eu-repo/semantics/openAccess	es
dc.contributor.affiliation	Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo	es
dc.relation.publisherversion	https://doi.org/10.1109/ISCAS.1992.230431	es
dc.identifier.doi	10.1109/ISCAS.1992.230431	es
dc.publication.initialPage	1933	es
dc.publication.endPage	1936	es
dc.eventtitle	IEEE International Symposium on Circuits and Systems	es
dc.eventinstitution	San Diego, USA	es
dc.identifier.sisius	20392230	es

Ficheros	Tamaño	Formato	Ver	Descripción
A prototype tool for optimum ...	309.1Kb	[PDF]	Ver/Abrir

Este registro aparece en las siguientes colecciones

Ponencias (Instituto de Microelectrónica de Sevilla (IMSE-CNM))

Mostrar el registro sencillo del ítem

Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional