A novel CMOS analog neural oscillator cell

Linares Barranco, Bernabé; Sánchez Sinencio, Edgar; Newcomb, Robert W.; Rodríguez Vázquez, Ángel Benito; Huertas Díaz, José Luis

doi:10.1109/ISCAS.1989.100470

Ponencia

dc.creator	Linares Barranco, Bernabé	es
dc.creator	Sánchez Sinencio, Edgar	es
dc.creator	Newcomb, Robert W.	es
dc.creator	Rodríguez Vázquez, Ángel Benito	es
dc.creator	Huertas Díaz, José Luis	es
dc.date.accessioned	2019-11-06T14:51:12Z
dc.date.available	2019-11-06T14:51:12Z
dc.date.issued	1989
dc.identifier.citation	Linares Barranco, B., Sánchez Sinencio, E., Newcomb, R.W., Rodríguez Vázquez, Á.B. y Huertas Díaz, J.L. (1989). A novel CMOS analog neural oscillator cell. En IEEE International Symposium on Circuits and Systems (ISCAS) (794-797), Portland, USA: Institute of Electrical and Electronics Engineers.
dc.identifier.uri	https://hdl.handle.net/11441/90050
dc.description.abstract	A very flexible programmable CMOS analog neural oscillator cell architecture is presented. The proposed neuron circuit architecture is a hysteretic neural-type pulse oscillator. Its implementation consists of a transconductance comparator, a capacitor, and two nonlinear resistors. It has over nine decades of oscillation frequency range, i.e., from 10/sup -2/ Hz to 20 MHz. This range has been experimentally verified. The oscillator cell in the test chip was implemented in a standard 3- mu m (p-well), double-metal CMOS technology and has a dimension of about 44000 mu m/sup 2/ (without the capacitor). Preliminary measurements and simulated results agree very well.	es
dc.format	application/pdf	es
dc.language.iso	eng	es
dc.publisher	Institute of Electrical and Electronics Engineers	es
dc.relation.ispartof	IEEE International Symposium on Circuits and Systems (ISCAS) (1989), p 794-797
dc.rights	Attribution-NonCommercial-NoDerivatives 4.0 Internacional	*
dc.rights.uri	http://creativecommons.org/licenses/by-nc-nd/4.0/	*
dc.title	A novel CMOS analog neural oscillator cell	es
dc.type	info:eu-repo/semantics/conferenceObject	es
dc.type.version	info:eu-repo/semantics/acceptedVersion	es
dc.rights.accessRights	info:eu-repo/semantics/openAccess	es
dc.contributor.affiliation	Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo	es
dc.relation.publisherversion	https://doi.org/10.1109/ISCAS.1989.100470	es
dc.identifier.doi	10.1109/ISCAS.1989.100470	es
idus.format.extent	4 p.	es
dc.publication.initialPage	794	es
dc.publication.endPage	797	es
dc.eventtitle	IEEE International Symposium on Circuits and Systems (ISCAS)	es
dc.eventinstitution	Portland, USA	es
dc.identifier.sisius	20378921	es

Ficheros	Tamaño	Formato	Ver	Descripción
A NOVEL CMOS ANALOG NEURAL.pdf	353.3Kb	[PDF]	Ver/Abrir

Este registro aparece en las siguientes colecciones

Ponencias (Instituto de Microelectrónica de Sevilla (IMSE-CNM))

Mostrar el registro sencillo del ítem

Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional