Ponencia
Current-mode building blocks for CMOS-VLSI design of chaotic neural networks
Autor/es | Delgado Restituto, Manuel
Rodríguez Vázquez, Ángel Benito |
Departamento | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo |
Fecha de publicación | 1994 |
Fecha de depósito | 2019-10-28 |
Publicado en |
|
ISBN/ISSN | 0-7803-1901-X |
Resumen | This paper presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural networks, and another circuit to realize programmable current-mode synapse using CMOS-compatible BJTs. ... This paper presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural networks, and another circuit to realize programmable current-mode synapse using CMOS-compatible BJTs. They have been fabricated in a double-metal, single-poly 1.6 /spl mu/m CMOS technology and their measured performance reached the expected function and specifications. The neuron soma circuits use a novel, highly accurate CMOS circuit strategy to realize piecewise-linear characteristics in current-mode domain. Their prototypes obtain reduced area and low voltage power supply (down to 3 V) with clock frequency of 500 kHz. As regard to the synapse circuit, it obtains large linearity and continuous, linear, weight adjustment by exploitation of the exponential-law operation of CMOS-BJTs. The full accordance observed between theory and measurements supports the development of future analog VLSI chaotic neural networks to emulate biological systems and advanced computation. |
Cita | Delgado Restituto, M. y Rodríguez Vázquez, Á.B. (1994). Current-mode building blocks for CMOS-VLSI design of chaotic neural networks. En IEEE International Conference on Neural Networks (ICNN'94) (3973-3977), Orlando, USA: Institute of Electrical and Electronics Engineers. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Current-Mode Building Blocks.pdf | 401.3Kb | [PDF] | Ver/ | |