Presentation
ASIC implementation of an ARM - based system on chip
Author/s | Granado Romero, Joaquín
Chávez Orzaez, Jorge Jesús Colodro Ruiz, Francisco Torralba Silgado, Antonio Jesús García Franquelo, Leopoldo Ramos, E. Hidalgo, A. Tortolero, A. Ruiz, F. |
Department | Universidad de Sevilla. Departamento de Ingeniería Electrónica |
Publication Date | 2000 |
Deposit Date | 2015-03-26 |
Published in |
|
Abstract | This paper presents the hardware architecture of a System on Chip (SoC) implemented in an ASIC. It has been designed for a wide range of applications and will be used in a power line modem. A set of reusable cells based ... This paper presents the hardware architecture of a System on Chip (SoC) implemented in an ASIC. It has been designed for a wide range of applications and will be used in a power line modem. A set of reusable cells based on AMBA standard has been also designed, included memory, interrupt controller and peripherals. Presented architecture implements an ARM© processor, a 32-bit RISC processor which is becoming a RISC standard. |
Files | Size | Format | View | Description |
---|---|---|---|---|
file_1.pdf | 200.3Kb | [PDF] | View/ | |