Now showing items 1-7 of 7

    • Presentation
      Icon

      A 2.5MHz bandpass active complex filter With 2.4MHz bandwidth for wireless communications 

      Villegas Calvo, José Alberto; Fiorelli Martegani, Rafaella Bianca; Ginés Arteaga, Antonio José; Doldan Lorenzo, Ricardo; Jalón, Maria Ángeles; Acosta Jiménez, Antonio José; Peralías Macías, Eduardo; Vázquez García de la Vega, Diego (2008)
      This paper presents a fully differential 8thorder transconductor-based active complex filter with 2.4MHz bandwidth and ...
    • Presentation
      Icon

      A 76nW, 4kS/s 10-bit SAR ADC with offset cancellation for biomedical applications 

      Delgado Restituto, Manuel; Carrasco Robles, Manuel; Fiorelli, Rafaella; Ginés Arteaga, Antonio José; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2016)
      This paper presents a 10-bit fully-differential rail-to-rail successive approximation (SAR) ADC designed for biomedical ...
    • Article
      Icon

      Background Digital Calibration of Comparator Offsets in Pipeline ADCs 

      Ginés Arteaga, Antonio José; Peralías Macías, Eduardo; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 2015)
      This brief presents a low-cost digital technique for background calibration of comparator offsets in pipeline analog-to-digital ...
    • Article
      Icon

      Closed-loop Simulation Method for Evaluation of Static Offset in Discrete-Time Comparators 

      Ginés Arteaga, Antonio José; Peralías Macías, Eduardo; Léger, Gildas; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 2014)
      This paper presents a simulation-based method for evaluating the static offset in discrete-time comparators. The proposed ...
    • Article
      Icon

      Design methodology for low-jitter differential clock recovery circuits in high performance ADCs 

      Núñez Martínez, Juan; Ginés Arteaga, Antonio José; Peralías Macías, Eduardo; Rueda Rueda, Adoración (Springer, 2016)
      This paper presents a design methodology for the simultaneous optimization of jitter and power consumption in ultra-low ...
    • Article
      Icon

      On chopper effects in discrete-time ΣΔ modulators 

      Léger, Gildas; Ginés Arteaga, Antonio José; Peralías Macías, Eduardo; Rueda Rueda, Adoración (Institute of Electrical and Electronics Engineers, 2010)
      Analog-to-digital converters based on ΣΔ modulators are used in a wide variety of applications. Due to their inherent ...
    • Presentation
      Icon

      Random chopping in ΣΔ modulators 

      Léger, Gildas; Ginés Arteaga, Antonio José; Peralías Macías, Eduardo; Rueda Rueda, Adoración (2009)
      Σ∆ modulators make a clever use of oversampling and exhibit inherent monotonicity, high linearity and large dynamic range ...