Buscar
Mostrando ítems 21-30 de 132
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Demonstrator of a fingerprint recognition algorithm into a low-power microcontroller
(IEEE, 2017-11)
A demonstrator has been developed to illustrate the performance of a lightweight fingerprint recognition algorithm based on the feature QFingerMap16, which is extracted from a window of the directional image centered ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Bifurcation Diagrams in MOS-NDR Frequency Divider Circuits
(Instituto Nacional de Astrofísica, Óptica y Electrónica; Universidad de Sevilla, 2012-03)
The behavior of a circuit able to implement frequency division is studied. It is composed of a block with an IV characteristic exhibiting Negative Differential Resistance (NDR) built from MOS transistors plus an inductor ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Static Linearity BIST for Vcm-based Switching SAR ADCs Using a Reduced-code Measurement Technique
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
This work presents a reduced-code strategy for the static linearity self-testing of Vcm -based successive-approximation analog to digital converters (SAR ADCs). These techniques take advantage of the repetitive operation ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Effects of electrical fields on neuroblastoma (N2A) cell differentiation: preliminary results
(Scitepress, 2021)
This work describes Electrical Stimulations (ES) assays on stem cells. The neuroblastoma (N2A) cell linage was submitted to several electrical fields to enable and enhance its differentiation toward neurons. Both Direct ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Split rings-based differential transmission lines with common-mode suppression
(Institute of Electrical and Electronics Engineers, 2011)
A novel microstrip differential transmission line with common-mode noise suppression is proposed and experimentally validated. It is implemented by periodically etching complementary split ring resonators (CSRRs) in the ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Using physical unclonable functions for hardware authentication: a survey
(2010)
Physical unclonable functions (PUFs) are drawing a crescent interest in hardware oriented security due to their special characteristics of simplicity and safety. However, their nature as well as early stage of study makes ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Almacenamiento termoquímico en plantas CSP basado en calcium-looping: retos y oportunidades
(Asociación Española de Energía Solar, 2018)
La integración de sistemas termoquímicos de energía en plantas CSP está ganando interés en los últimos años. De entre los posibles sistemas termoquímicos, el proceso de Calcium-looping (CaL), basado en la calcinación/carbonatación ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Microelectronics implementation of directional image-based fuzzy templates for fingerprints
(Institute of Electrical and Electronics Engineers, 2010)
Fingerprint orientation image, also called directional image, is a widely used method in fingerprint recognition. It helps in classification (accelerating fingerprint identification process) as well as in preprocessing or ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Asymmetric clock driver for improved power and noise performances
(IEEE Computer Society, 2007)
One of the most important sources of switching noise and power consumption in large VLSI circuits is the clock generation and distribution tree. This paper analyzes how the use of an asymmetric clock can be an ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
ASIC-in-the-loop methodology for verification of piecewise affine controllers
(Institute of Electrical and Electronics Engineers, 2012)
This paper exposes a hardware-in-the-loop metho- dology to verify the performance of a programmable and confi- gurable application specific integrated circuit (ASIC) that imple- ments piecewise affine (PWA) controllers. ...