Mostrar el registro sencillo del ítem
Ponencia
Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters
dc.creator | Ruiz Amaya, Jesús | es |
dc.creator | Rosa Utrera, José Manuel de la | es |
dc.creator | Delgado Restituto, Manuel | es |
dc.date.accessioned | 2018-11-12T09:41:47Z | |
dc.date.available | 2018-11-12T09:41:47Z | |
dc.date.issued | 2004 | |
dc.identifier.citation | Ruiz Amaya, J., Rosa Utrera, J.M.d.l. y Delgado Restituto, M. (2004). Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters. En Conference on Design of Circuits and Integrated Systems, Bordeaux (Francia). | |
dc.identifier.uri | https://hdl.handle.net/11441/80035 | |
dc.description.abstract | This paper presents a toolbox for the time-domain simulation and optimization-based high-level synthesis of pipeline analog-to-digital converters in MATLAB®. Behavioral models of building blocks, including their critical error mechanisms, are described and incorporated into SIMULINK® as C-compiled S-functions. This approach significantly speeds up system- level simulations while keeping high accuracy − verified with HSPICE − and interoperability of different subcircuit models. Moreover, their combined use with an efficient optimizer makes the proposed toolbox a valuable alternative for the design of broadband communication analog front-ends. As a case study, an embedded 0.13μm CMOS 12bit@80MS/s ADC for a PLC chipset is designed to show the capabilities of the presented tool. | es |
dc.description.sponsorship | Unión Europea MEDEA+(A110 MIDAS) | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.relation.ispartof | Conference on Design of Circuits and Integrated Systems (2004), p 39-44 | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Simulation-based High-level Synthesis of Pipeline Analog-to-Digital Converters | es |
dc.type | info:eu-repo/semantics/conferenceObject | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
idus.format.extent | 6 p. | es |
dc.publication.initialPage | 39 | es |
dc.publication.endPage | 44 | es |
dc.eventtitle | Conference on Design of Circuits and Integrated Systems | es |
dc.eventinstitution | Bordeaux (Francia) | es |
dc.contributor.funder | European Union (UE) |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Simulation-based.pdf | 585.6Kb | [PDF] | Ver/ | |