Artículo
System-Level Design of a 64-Channel Low Power Neural Spike Recording Sensor
Autor/es | Delgado Restituto, Manuel
Rodríguez Pérez, Alberto Darie, Ángela Soto Sánchez, Cristina Fernández Jover, Eduardo Rodríguez Vázquez, Ángel Benito |
Departamento | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo |
Fecha de publicación | 2017 |
Fecha de depósito | 2018-04-12 |
Publicado en |
|
Resumen | This paper reports an integrated 64-channel neural spike recording sensor, together with all the circuitry to process and configure the channels, process the neural data, transmit via a wireless link the information and ... This paper reports an integrated 64-channel neural spike recording sensor, together with all the circuitry to process and configure the channels, process the neural data, transmit via a wireless link the information and receive the required instructions. Neural signals are acquired, filtered, digitized and compressed in the channels. Additionally, each channel implements an auto-calibration algorithm which individually configures the transfer characteristics of the recording site. The system has two transmission modes; in one case the information captured by the channels is sent as uncompressed raw data; in the other, feature vectors extracted from the detected neural spikes are released. Data streams coming from the channels are serialized by the embedded digital processor. Experimental results, including in vivo measurements, show that the power consumption of the complete system is lower than 330 μW. |
Agencias financiadoras | Ministerio de Economía y Competitividad (MINECO). España Office of Naval Research (ONR). United States |
Identificador del proyecto | TEC2016-80923-P
N000141110312 |
Cita | Delgado Restituto, M., Rodríguez Pérez, A., Darie, Á., Soto Sánchez, C., Fernández Jover, E. y Rodríguez Vázquez, Á.B. (2017). System-Level Design of a 64-Channel Low Power Neural Spike Recording Sensor. IEEE Transactions on Biomedical Circuits and Systems, 11, 420-433. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
System-level design of a 64-ch ... | 1.429Mb | [PDF] | Ver/ | |