Listar Ponencias (Arquitectura y Tecnología de Computadores) por título
Mostrando ítems 120-139 de 311
-
Ponencia
Fast Pipeline 128x128 Pixel Spiking Convolution Core for Event-Driven Vision Processing in FPGAs
(IEEE. Institute of Electrical and Electronics Engineers, 2015)This paper describes a digital implementation of a parallel and pipelined spiking convolutional neural network (SConvNet) core ...
-
Ponencia
Foveal-pit inspired filtering of DVS spike response
(Institute of Electrical and Electronics Engineers Inc. (IEEE), 2021)In this paper, we present results of processing Dynamic Vision Sensor (DVS) recordings of visual patterns with a retinal ...
-
Ponencia
FPGA Implementations Comparison of Neuro-cortical Inspired Convolution Processors for Spiking Systems
(Springer, 2009)Image convolution operations in digital computer systems are usually very expensive operations in terms of resource ...
-
Ponencia
FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration
(IEEE Computer Society, 2007)In this paper, we present a HDL description of a RAM with asymmetric port widths which allows read and write operations ...
-
Ponencia
Frames-to-AER efficiency study based on CPUs Performance Counters
(IEEE Computer Society, 2010)Image processing in digital computer systems usually considers the visual information as a sequence of frames. These ...
-
Ponencia
Frequency Analysis of a 64x64 Pixel Retinomorphic System with AER Output to Estimate the Limits to Apply onto Specific Mechanical Environment
(Springer, 2011)The rods and cones of a human retina are constantly sensing and transmitting the light in the form of spikes to the cortex ...
-
Ponencia
From Vision Sensor to Actuators, Spike Based Robot Control through Address-Event-Representation
(Springer, 2009)One field of the neuroscience is the neuroinformatic whose aim is to develop auto-reconfigurable systems that mimic the ...
-
Ponencia
Fully Digital AER Convolution Chip for Vision Processing
(IEEE Computer Society, 2008)We present a neuromorphic fully digital convolution microchip for Address Event Representation (AER) spike-based processing ...
- Ponencia
-
Ponencia
GameUp: Exergames for mobility – a project to keep elderly active
(Springer, 2016)A big challenge for Europe is the demographic shift towards an aging population. Resources in the health care sector are ...
-
Ponencia
Generación de señales analógicas mediante PWM empleando un núcleo en tiempo real sobre una arquitectura PC sin elementos adicionales de entradasalida
(Universidad Politécnica de Madrid, 2000) -
Ponencia
Generating Second Order (Co)homological Information within AT-Model Context
(Springer, 2019)In this paper we design a new family of relations between (co)homology classes, working with coefficients in a field and ...
-
Ponencia
Glioma Diagnosis Aid through CNNs and Fuzzy-C Means for MRI
(ScitePress Digital Library, 2019)Glioma is a type of brain tumor that causes mortality in many cases. Early diagnosis is an important factor. Typically, ...
-
Ponencia
GPU-based cellular automata simulations of laser dynamics
(Libelula Producciones, 2012)We present a parallel implementation for Graphics Processing Units (GPUs) of a model based on cellular automata (CA) to ...
-
Ponencia
Hardware Implementation of Convolutional STDP for On-line Visual Feature Learning
(IEEE. Institute of Electrical and Electronics Engineers, 2017)We present a highly hardware friendly STDP (Spike Timing Dependent Plasticity) learning rule for training ...
-
Ponencia
Una Herramienta de Programación Genética Paralela que Aprovecha Recursos Públicos de Computación
([Los editores], 2007)Éste artículo presenta una primera implementación de una herramienta genérica de programación genética capaz de aprovechar ...
-
Ponencia
Una herramienta didáctica para el estudio del código máquina en procesadores de 64 bits
(Universidad Politécnica de Madrid, 2000) -
Ponencia
Herramienta software para la enseñanza del paralelismo a nivel de instrucciones (ILP)
(Universidad de Extremadura, 2019)Resumen—La arquitectura de computadores es una asignatura de gran importancia en las titulaciones de Informática. Debido ...
-
Ponencia
High-Speed Character Recognition System based on a complex hierarchical AER architecture
(IEEE Computer Society, 2008)In this paper we briefly summarize the fundamental properties of spikes processing applied to artificial vision systems. ...
-
Ponencia
High-speed image processing with AER-based components
(IEEE Computer Society, 2006)A high speed sample image processing application using AER-based components is presented. The setup objective is to ...