Buscar
Mostrando ítems 1-1 de 1
Ponencia
Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips
(Institute of Electrical and Electronics Engineers, 2016)
Speeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, ...