Ponencia
Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips
Autor/es | Carmona Galán, Ricardo
Fernández Berni, Jorge Rodríguez Vázquez, Ángel Benito |
Departamento | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo |
Fecha de publicación | 2016 |
Fecha de depósito | 2019-08-21 |
Resumen | Speeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, ... Speeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, by lowering the operating frequency of the elementary processors, the algorithm can be realized in the same amount of time but with measurable power savings. An additional result of parallelization is that using a larger number of processors results in a more efficient implementation in terms of GOPS/W. We have found experimental evidence for this in the study of massively parallel array processors, mainly dedicated to image processing. Their distributed architecture reduces the energy overhead dedicated to data handling, thus resulting in a power efficient implementation |
Identificador del proyecto | TEC2015-66878-C3-1-R
IPC- 20111009 TIC 2338-2013 N000141410355 |
Cita | Carmona Galán, R., Fernández Berni, J. y Rodríguez Vázquez, Á.B. (2016). Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Experimental Evidence of Power.pdf | 155.7Kb | [PDF] | Ver/ | |