Ponencia
Performance Comparison of Time-Step-Driven versus Event-Driven Neural State Update Approaches in SpiNNaker
Autor/es | Yousefzadeh, Amirreza
Soto, Miguel Serrano Gotarredona, María Teresa Galluppi, Francesco Plana, Luis A. Furber, Steve B. Linares Barranco, Bernabé |
Departamento | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores |
Fecha de publicación | 2018 |
Fecha de depósito | 2020-07-08 |
Publicado en |
|
ISBN/ISSN | 2379-447X |
Resumen | The SpiNNaker chip is a multi-core processor optimized for neuromorphic applications. Many SpiNNaker chips are assembled to make a highly parallel million core platform. This system can be used for simulation of a large ... The SpiNNaker chip is a multi-core processor optimized for neuromorphic applications. Many SpiNNaker chips are assembled to make a highly parallel million core platform. This system can be used for simulation of a large number of neurons in real-time. SpiNNaker is using a general purpose ARM processor that gives a high amount of flexibility to implement different methods for processing spikes. Various libraries and packages are provided to translate a high-level description of Spiking Neural Networks (SNN) to low-level machine language that can be used in the ARM processors. In this paper, we introduce and compare three different methods to implement this intermediate layer of abstraction. We have examined the advantages of each method by various criteria, which can be useful for professional users to choose between them. All the codes that are used in this paper are available for academic propose. |
Identificador del proyecto | 644096 ECOMODE
687299 NEURAM3 TEC2015-63884-C2-1-P (COGNET) |
Cita | Yousefzadeh, A., Soto, M., Serrano Gotarredona, M.T., Galluppi, F., Plana, L.A., Furber, S.B. y Linares Barranco, B. (2018). Performance Comparison of Time-Step-Driven versus Event-Driven Neural State Update Approaches in SpiNNaker. En ISCAS2018. IEEE International Symposium on Circuits and Systems (1-4), Florence (Italy): IEEE. Institute of Electrical and Electronics Engineers. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
serrano-gotarredona_ponenciA_f ... | 2.963Mb | [PDF] | Ver/ | |