Mostrar el registro sencillo del ítem

Ponencia

dc.creatorLiñán Cembrano, Gustavoes
dc.creatorDomínguez Castro, Rafaeles
dc.creatorEspejo Meana, Servando Carloses
dc.creatorRoca Moreno, Elisendaes
dc.creatorFoldesy, Péteres
dc.creatorRodríguez Vázquez, Ángel Benitoes
dc.date.accessioned2020-04-29T14:47:53Z
dc.date.available2020-04-29T14:47:53Z
dc.date.issued2000
dc.identifier.citationLiñán Cembrano, G., Domínguez Castro, R., Espejo Meana, S.C., Roca Moreno, E., Foldesy, P. y Rodríguez Vázquez, Á.B. (2000). Experimental demonstration of real-time image-processing using a VLSI analog programmable array processor. En Applications of Artificial Neural Networks in Image Processing V (235-246), San Jose, USA: SPIE- The International Society for Optical Engineering.
dc.identifier.issn0277-786Xes
dc.identifier.issn1996-756Xes
dc.identifier.urihttps://hdl.handle.net/11441/95978
dc.description.abstractThis paper describes a full-custom mixed-signal chip which embeds distributed optical signal acquisition, digitallyprogrammable analog parallel processing, and distributed image memory —cache— on a common silicon substrate. This chip, designed in a O.5ptm CMOS standard technology contains around 1, 000, 000 transistors, 80% of which operate in analog mode; it is hence one the most complex mixed-signal chip reported to now. Chip functional features are in accordance to the CNN Universal Machine paradigm: cellular, spatial-invariant array architecture; programmable local interactions among cells; randomly-selectable memory of instructions (elementary instructions are defined by specific values of the cell local interactions); random storage/retrieval of intermediate images; capability to complete algorithmic image processing tasks controlled by the user-selected stored instructions and interacting with the cache memory, etc. Thus, as illustrated in this paper, the chip is capable to complete complex spatio-temporal image processing tasks within short computation time ( 200ns for linear convolutions) and using a low power budget (<1.2W for the complete chip). The internal circuitry of the chip has been designed to operate in robust manner with >7-bit equivalent accuracy in the internal analog operations, which has been confirmed by experimental measurements. Hence, to all practical purposes, processing tasks completed by the chip have the same accuracy than those completed by digital processors preceded by 7-bit digital-to-analog converters for image digitalization. Such 7-bit accuracy is enough for most image processing applications. The paper briefly describes the chip architecture and focus mostly on presenting experimental evidences of the chip functionality. Multiscale low-pass and high-pass filtering ofgray-scale images, analog edges extraction, image segmentation, thresholded gradient detection, mathematical morphology operations, shortest path detection in a labyrinth, skeletonizing, image reconstruction, several non-linear type image processing taks like absolute value calculation or gray-scale gradient detection and real-time motion detection in QCIF video sequences are some of the very interesting applications that have been demonstrated as available when using the prototype.es
dc.description.sponsorshipOffice of Naval Research (USA) N68171-98-C-9004es
dc.description.sponsorshipEuropean Commission DICTAM IST-1999-19007, TIC 990826es
dc.formatapplication/pdfes
dc.format.extent11 p.es
dc.language.isoenges
dc.publisherSPIE- The International Society for Optical Engineeringes
dc.relation.ispartofApplications of Artificial Neural Networks in Image Processing V (2000), pp. 235-246.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.titleExperimental demonstration of real-time image-processing using a VLSI analog programmable array processores
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.projectIDN68171-98-C-9004es
dc.relation.projectIDDICTAM IST-1999-19007es
dc.relation.projectIDTIC 990826es
dc.relation.publisherversionhttps://doi.org/10.1117/12.382917es
dc.identifier.doi10.1117/12.382917es
dc.publication.initialPage235es
dc.publication.endPage246es
dc.eventtitleApplications of Artificial Neural Networks in Image Processing Ves
dc.eventinstitutionSan Jose, USAes
dc.identifier.sisius5602984es

FicherosTamañoFormatoVerDescripción
Experimental demonstration.pdf3.406MbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional