dc.creator | Liñán Cembrano, Gustavo | es |
dc.creator | Foldesy, Péter | es |
dc.creator | Rodríguez Vázquez, Ángel Benito | es |
dc.creator | Espejo Meana, Servando Carlos | es |
dc.creator | Domínguez Castro, Rafael | es |
dc.date.accessioned | 2020-02-24T14:35:20Z | |
dc.date.available | 2020-02-24T14:35:20Z | |
dc.date.issued | 2000 | |
dc.identifier.citation | Liñán Cembrano, G., Foldesy, P., Rodríguez Vázquez, Á.B., Espejo Meana, S.C. y Domínguez Castro, R. (2000). Implementation of non-linear templates using a decomposition technique by a 0.5 /spl mu/m CMOS CNN universal chip. En IEEE International Symposium on Circuits and Systems (ISCAS) (II-401-II-404), Ginebra, Suiza: Institute of Electrical and Electronics Engineers. | |
dc.identifier.isbn | 0-7803-5482-6 | es |
dc.identifier.issn | 0271-4310 | es |
dc.identifier.uri | https://hdl.handle.net/11441/93559 | |
dc.description.abstract | This paper demonstrates the processing capabilities of a recently designed analog programmable array processor. This new prototype, called CNNUC3, follows the cellular neural network universal machine computing paradigm. Due to its very advanced features and algorithmic capabilities, this chip has been demonstrated to be able to perform not only linear templates executions, but also to be very adequate for the implementation of non-linear templates by using a decomposition method. This paper focus on the application examples of the execution of non-linear templates with the CNNUC3 prototype. A brief description of the theoretical background is also presented in the paper. | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers | es |
dc.relation.ispartof | IEEE International Symposium on Circuits and Systems (ISCAS) (2000), p II-401-II-404 | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Implementation of non-linear templates using a decomposition technique by a 0.5 /spl mu/m CMOS CNN universal chip | es |
dc.type | info:eu-repo/semantics/conferenceObject | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
dc.relation.publisherversion | https://doi.org/10.1109/ISCAS.2000.856349 | es |
dc.identifier.doi | 10.1109/ISCAS.2000.856349 | es |
idus.format.extent | 4 p. | es |
dc.publication.initialPage | II-401 | es |
dc.publication.endPage | II-404 | es |
dc.eventtitle | IEEE International Symposium on Circuits and Systems (ISCAS) | es |
dc.eventinstitution | Ginebra, Suiza | es |
dc.identifier.sisius | 5402123 | es |