dc.creator | Rodríguez Vázquez, Ángel Benito | es |
dc.creator | Liñán Cembrano, Gustavo | es |
dc.creator | Domínguez Castro, Rafael | es |
dc.creator | Huertas Díaz, José Luis | es |
dc.creator | Espejo Meana, Servando Carlos | es |
dc.date.accessioned | 2019-10-07T14:21:46Z | |
dc.date.available | 2019-10-07T14:21:46Z | |
dc.date.issued | 1997 | |
dc.identifier.citation | Rodríguez Vázquez, Á.B., Liñán Cembrano, G., Domínguez Castro, R., Huertas Díaz, J.L. y Espejo Meana, S.C. (1997). Some design trade-offs for large CNN chips using small-size transistors. En 1997 IEEE International Symposium on Circuits and Systems (ISCAS) (741-744), Hong Kong: Institute of Electrical and Electronics Engineers. | |
dc.identifier.isbn | 0-7803-3583-X | es |
dc.identifier.uri | https://hdl.handle.net/11441/89478 | |
dc.description.abstract | Small-size MOS transistors (MOST) exhibit a bunch of second-order effects which limit their application to design Cellular Neural Network (CNN) chips. The inverse dependency of mismatch with transistor sizes may result in severe accuracy degradation. Also, because of the down scaling of supply voltages with the technology feature size, noise and distortion produce large additional errors in submicron technologies. To reduce the influence of all these errors requires one to properly choose the interconnection synapse circuitry, to perform intensive parametric optimization, and to use large enough transistor sizes. Consequently, the cell density and the operation speed cannot be scaled up to their limits because they have to be traded-off for accuracy. This trade-off is illustrated by the evaluation of the composed Power/(Precision/spl times/Speed) figure, which gives results independent of the sizes. In addition to the parametric errors, catastrophic faults impose a limit on the maximum chip size for given yield, and open the issues of fast go/no-go testing, fault-driven reconfiguration and/or multi-chip architectures. | es |
dc.description.sponsorship | Comisión Interministerial de Ciencia y Tecnología TIC96-1392-C02-0 | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers | es |
dc.relation.ispartof | 1997 IEEE International Symposium on Circuits and Systems (ISCAS) (1997), p 741-744 | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Some design trade-offs for large CNN chips using small-size transistors | es |
dc.type | info:eu-repo/semantics/conferenceObject | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
dc.relation.projectID | TIC96-1392-C02-0 | es |
dc.relation.publisherversion | https://doi.org/10.1109/ISCAS.1997.608990 | es |
dc.identifier.doi | 10.1109/ISCAS.1997.608990 | es |
idus.format.extent | 4 p. | es |
dc.publication.initialPage | 741 | es |
dc.publication.endPage | 744 | es |
dc.eventtitle | 1997 IEEE International Symposium on Circuits and Systems (ISCAS) | es |
dc.eventinstitution | Hong Kong | es |
dc.identifier.sisius | 5545213 | es |