Mostrar el registro sencillo del ítem

Artículo

dc.creatorMartínez Rodríguez, Macarena Cristinaes
dc.creatorBrox Jiménez, Piedades
dc.creatorBaturone Castillo, María Iluminadaes
dc.date.accessioned2017-04-28T10:43:47Z
dc.date.available2017-04-28T10:43:47Z
dc.date.issued2015
dc.identifier.citationMartínez Rodríguez, M.C., Brox Jiménez, P. y Baturone Castillo, M.I. (2015). Digital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approach. IEEE Transactions on Control Systems Technology, 23 (3), 842-854.
dc.identifier.urihttp://hdl.handle.net/11441/58953
dc.description.abstractThis paper presents a small, fast, low-power consumption solution for piecewise-affine (PWA) controllers. To achieve this goal, a digital architecture for very-large-scale integration (VLSI) circuits is proposed. The implementation is based on the simplest lattice form, which eliminates the point location problem of other PWA representations and is able to provide continuous PWA controllers defined over generic partitions of the input domain. The architecture is parameterized in terms of number of inputs, outputs, signal resolution, and features of the controller to be generated. The design flows for field-programmable gate arrays and application-specific integrated circuits are detailed. Several application examples of explicit model predictive controllers (such as an adaptive cruise control and the control of a buck-boost dc-dc converter) are included to illustrate the performance of the VLSI solution obtained with the proposed lattice-based architecture.es
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherInstitute of Electrical and Electronics Engineerses
dc.relation.ispartofIEEE Transactions on Control Systems Technology, 23 (3), 842-854.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectApplication-specific integrated circuits (ASICs)es
dc.subjectDigital very-large-scale integration (VLSI)es
dc.subjectField programmable gate arrays (FPGAs)es
dc.subjectLatticees
dc.subjectModel predictive controles
dc.subjectPiecewise-affine (PWA)es
dc.titleDigital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approaches
dc.typeinfo:eu-repo/semantics/articlees
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.publisherversion10.1109/TCST.2014.2345094es
dc.identifier.doihttp://dx.doi.org/ 10.1109/TCST.2014.2345094es
idus.format.extent15 p.es
dc.journaltitleIEEE Transactions on Control Systems Technologyes
dc.publication.volumen23es
dc.publication.issue3es
dc.publication.initialPage842es
dc.publication.endPage854es

FicherosTamañoFormatoVerDescripción
Lattice_systech_no_maquetado.pdf1.035MbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional