- idUS
- Investigación
- Ingeniería y Arquitectura
- Tecnología Electrónica
- Artículos (Tecnología Electrónica)
- Listar Artículos (Tecnología Electrónica) por autor
Listar Artículos (Tecnología Electrónica) por autor "Ostúa Arangüena, Enrique"
Mostrando ítems 1-8 de 8
-
Artículo
Address encoded byte order
Guerrero Martos, David; Cano Quiveu, Germán; Juan Chico, Jorge; Millán Calderón, Alejandro; Bellido Díaz, Manuel Jesús; Viejo Cortés, Julián; Ruiz de Clavijo Vázquez, Paulino; Ostúa Arangüena, Enrique (Elsevier B.V., 2020)Unaligned accesses are forbidden in many high-performance architectures. In most of these architectures, the least ...
-
Artículo
Application of Internode model to global power consumption estimation in SCMOS gates
Millán Calderón, Alejandro; Bellido Díaz, Manuel Jesús; Juan Chico, Jorge; Ruiz de Clavijo Vázquez, Paulino; Guerrero Martos, David; Ostúa Arangüena, Enrique; Viejo Cortés, Julián (Springer, 2005)In this paper, we present a model, Internode, that unifies the gate functional behavior and the dynamic one. It is based ...
-
Artículo
Automated performance evaluation of skew-tolerant clocking schemes
Guerrero Martos, David; Bellido Díaz, Manuel Jesús; Juan Chico, Jorge; Millán Calderón, Alejandro; Ruiz de Clavijo Vázquez, Paulino; Ostúa Arangüena, Enrique; Viejo Cortés, Julián (Taylor and Francis Online, 2006)In this paper the authors evaluate the timing and power performance of three skew-tolerant clocking schemes. These schemes ...
-
Artículo
Long-term on-chip verification of systems with logical events scattered in time
Viejo Cortés, Julián; Villar de Ossorno, José Ignacio; Juan Chico, Jorge; Millán Calderón, Alejandro; Ostúa Arangüena, Enrique; Quirós Carmona, Juan (Elsevier, 2012)Traditional on-chip and off-chip logic analyzers present important shortcomings when used for the longterm verification ...
-
Artículo
Minimalistic SDHC-SPI hardware reader module for boot loader applications
Ruiz de Clavijo Vázquez, Paulino; Ostúa Arangüena, Enrique; Bellido Díaz, Manuel Jesús; Juan Chico, Jorge; Viejo Cortés, Julián; Guerrero Martos, David (Elsevier, 2017)This paper introduces a low-footprint full hardware boot loading solution for FPGA-based Programmable Systems on Chip. ...
-
Artículo
NanoFS: a hardware-oriented file system
Ruiz de Clavijo Vázquez, Paulino; Ostúa Arangüena, Enrique; Juan Chico, Jorge; Bellido Díaz, Manuel Jesús; Viejo Cortés, Julián; Guerrero Martos, David (IEEE Computer Society, 2013)NanoFS is a novel file system for embedded systems and storage-class memories (like flash) and is specially designed to ...
-
Artículo
Signal Sampling Based Transition Modeling for Digital Gates Characterization
Millán Calderón, Alejandro; Juan Chico, Jorge; Bellido Díaz, Manuel Jesús; Ruiz de Clavijo Vázquez, Paulino; Guerrero Martos, David; Ostúa Arangüena, Enrique (Springer, 2004)Current characterization methods introduce an important error in the measurement process. In this paper, we present a novel ...
-
Artículo
Using the complement of the cosine to compute trigonometric functions
Guerrero Martos, David; Millán Calderón, Alejandro; Juan Chico, Jorge; Viejo Cortés, Julián; Bellido Díaz, Manuel Jesús; Ruiz de Clavijo Vázquez, Paulino; Ostúa Arangüena, Enrique (Springer, 2020)The computation of the sine and cosine functions is required in devices ranging from application-specific signal processors ...