• Ponencia
      Icon

      A 20Mevps/32Mev event-based USB framework for neuromorphic systems debugging 

      Ríos Navarro, José Antonio; Domínguez Morales, Juan Pedro; Tapiador Morales, Ricardo; Gutiérrez Galán, Daniel; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro (IEEE Computer Society, 2016)
      Neuromorphic systems are engineering solutions that take inspiration from biological neural systems. They use spike-or ...
    • Ponencia
      Icon

      An Intrinsic Method for Fast Parameter Update on the SpiNNaker Platform 

      Soto, M.; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2018)
      Neuromorphic Computing or Spiking (also called Event-Driven) Neural Systems are becoming of high interest as they ...
    • Ponencia
      Icon

      Event based vision sensing and processing 

      Pérez Carrasco, José Antonio; Serrano Gotarredona, María del Carmen; Acha Piñero, Begoña; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2008)
      In this paper we briefly summarize the fundamental properties of spike events processing applied to artificial vision ...
    • Ponencia
      Icon

      Event-driven stereo vision with orientation filters 

      Camuñas Mesa, Luis Alejandro; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé; Ieng, Sio-Hoi; Benosman, Ryad B. (IEEE Computer Society, 2014)
      The recently developed Dynamic Vision Sensors (DVS) sense dynamic visual information asynchronously and code it into ...
    • Ponencia
      Icon

      Frequency Analysis of a 64x64 Pixel Retinomorphic System with AER Output to Estimate the Limits to Apply onto Specific Mechanical Environment 

      Pérez Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Rodríguez Corral, José María; Montero González, Rafael J. (Springer, 2011)
      The rods and cones of a human retina are constantly sensing and transmitting the light in the form of spikes to the cortex ...
    • Ponencia
      Icon

      Multiplexing AER Asynchronous Channels over LVDS Links with Flow-Control and Clock-Correction for Scalable Neuromorphic Systems 

      Yousefzadeh, Amirreza; Jablonski, M.; Iakymchuk, T.; Linares Barranco, Alejandro; Rosado, A.; Plana, L.A.; Serrano Gotarredona, María Teresa; Furber, Steve B.; Linares Barranco, Bernabé (IEEE Computer Society, 2017)
      Address-Event-Representation (AER) is a widely extended asynchronous technique for interchanging “neural spikes” among ...
    • Ponencia
      Icon

      Neuromorphic Approach Sensitivity Cell Modeling and FPGA Implementation 

      Liu, Hongjie; Ríos Navarro, José Antonio; Moeys, Diederick P.; Delbruck, Tobias; Linares Barranco, Alejandro (Springer, 2017)
      Neuromorphic engineering takes inspiration from biology to solve engineering problems using the organizing principles of ...
    • Ponencia
      Icon

      Sound Recognition System Using Spiking and MLP Neural Networks 

      Cerezuela Escudero, Elena; Jiménez Fernández, Ángel Francisco; Paz Vicente, Rafael; Domínguez Morales, Juan Pedro; Domínguez Morales, Manuel Jesús; Linares Barranco, Alejandro (Springer, 2016)
      In this paper, we explore the capabilities of a sound classification system that combines a Neuromorphic Auditory System ...
    • Ponencia
      Icon

      Spike-Based Convolutional Network for real-time processing 

      Pérez Carrasco, José Antonio; Serrano Gotarredona, María del Carmen; Acha Piñero, Begoña; Serrano Gotarredona, María Teresa; Linares Barranco, Bernabé (IEEE Computer Society, 2010)
      In this paper we propose the first bio-inspired sixlayer convolutional network (ConvNet) non-frame based that can be ...
    • Ponencia
      Icon

      SVITE: A Spike-Based VITE Neuro-Inspired Robot Controller 

      Pérez Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro; Domínguez Morales, Manuel Jesús; Jiménez Fernández, Ángel Francisco (Springer, 2013)
      This paper presents an implementation of a neuro-inspired algorithm called VITE (Vector Integration To End Point) in FPGA ...