idUS
Depósito de Investigación
Universidad de Sevilla
| | | |
  • Español
Login | Contact | Help | Biblioteca US |
  • Español
 
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All of idUSCommunities and CollectionsBy Issue DateAuthorsTitlesSubjectsFunding agenciesAward-winning thesesAuthor profiles USThis CommunityBy Issue DateAuthorsTitlesSubjectsFunding agencies

Services

My AccountLoginDeposit your workApplication to deposit in idUSRequest the deposit to the LibraryMore info

Discover

AuthorLinares Barranco, Alejandro (13)Jiménez Fernández, Ángel Francisco (11)Jiménez Moreno, Gabriel (11)Domínguez Morales, Manuel Jesús (7)Cerezuela Escudero, Elena (5)Domínguez Morales, Juan Pedro (4)Morgado Estévez, Arturo (3)Paz Vicente, Rafael (3)Pérez Peña, Fernando (3)Civit Balcells, Antón (2)... View MoreSubject
Address-event-representation (14)
Neuromorphic engineering (8)FPGA (4)Retina (3)Spike (3)Stereo vision (3)VHDL (3)Dynamic vision sensors (2)Epipolar geometry (2)Neuro-inspired (2)... View MoreDate Issued2019 (4)2013 (3)2011 (2)2015 (2)2009 (1)2017 (1)2018 (1)Has file(s)Yes (14)

Policies

Institutional statementBerlin DeclarationidUS Policies

Gatherers

RecolectaOpenAIRE
HispanaEuropeana
Google AcadémicoBase
OAIsterCORE
DART-Europe E-theses PortalLA Referencia

Links of interest

Sherpa/RomeoDulcinea
OpenDOARCreative Commons

Share

 
Search 
  •   idUS
  • Investigación
  • Ingeniería y Arquitectura
  • Arquitectura y Tecnología de Computadores
  • Search
  •   idUS
  • Investigación
  • Ingeniería y Arquitectura
  • Arquitectura y Tecnología de Computadores
  • Search

Search

Show Advanced FiltersHide Advanced Filters

Filters

Use filters to refine the search results.

Now showing items 1-10 of 14

  • Sort Options:
  • Relevance
  • Title Asc
  • Title Desc
  • Issue Date Asc
  • Issue Date Desc
  • Results Per Page:
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
Article
Icon

Low Latency Event-Based Filtering and Feature Extraction for Dynamic Vision Sensors in Real-Time FPGA Applications 

Linares Barranco, Alejandro; Pérez-Peña, Fernando; Moeys, Diederick P.; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Liu, Shih-Chii; Delbruck, Tobi (IEEE Computer Society, 2019)
Dynamic Vision Sensor (DVS) pixels produce an asynchronous variable-rate address-event output that represents brightness changes at the pixel. Since these sensors produce frame-free output, they are ideal for real-time ...
Chapter of Book
Icon

Embedding Multi-Task Address-Event- Representation Computation 

Luján Martínez, Carlos; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Civit Balcells, Antón (Springer, 2009)
Address-Event-Representation, AER, is a communication protocol that is intended to transfer neuronal spikes between bioinspired chips. There are several AER tools to help to develop and test AER based systems, which ...
Presentation
Icon

On the AER Stereo-Vision Processing: A Spike Approach to Epipolar Matching 

Domínguez Morales, Manuel Jesús; Cerezuela Escudero, Elena; Pérez Peña, Fernando; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (Springer, 2013)
Image processing in digital computer systems usually considers visual information as a sequence of frames. These frames are from cameras that capture reality for a short period of time. They are renewed and transmitted ...
Presentation
Icon

Musical notes classification with Neuromorphic Auditory System using FPGA and a Convolutional Spiking Network 

Cerezuela Escudero, Elena; Jiménez Fernández, Ángel Francisco; Paz Vicente, Rafael; Domínguez Morales, Manuel Jesús; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (IEEE Computer Society, 2015)
In this paper, we explore the capabilities of a sound classification system that combines both a novel FPGA cochlear model implementation and a bio-inspired technique based on a trained convolutional spiking network. ...
Presentation
Icon

An AER Spike-Processing Filter Simulator and Automatic VHDL Generator Based on Cellular Automata 

Rivas Pérez, Manuel; Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Morgado Estévez, Arturo; Civit Balcells, Antón; Jiménez Moreno, Gabriel (Springer, 2011)
Spike-based systems are neuro-inspired circuits implementations traditionally used for sensory systems or sensor signal processing. Address-Event- Representation (AER) is a neuromorphic communication protocol for ...
Presentation
Icon

An Approach to Distance Estimation with Stereo Vision Using Address-Event-Representation 

Domínguez Morales, Manuel Jesús; Jiménez Fernández, Ángel Francisco; Paz Vicente, Rafael; López-Torres, Manuel Ramón.; Cerezuela Escudero, Elena; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Morgado Estévez, Arturo (Springer, 2011)
Image processing in digital computer systems usually considers the visual information as a sequence of frames. These frames are from cameras that capture reality for a short period of time. They are renewed and transmitted ...
Article
Icon

NAVIS: Neuromorphic Auditory VISualizer Tool 

Domínguez Morales, Juan Pedro; Jiménez Fernández, Ángel Francisco; Domínguez Morales, Manuel Jesús; Jiménez Moreno, Gabriel (Elsevier, 2017)
This software presents diverse utilities to perform the first post-processing layer taking the neuromorphic auditory sensors (NAS) information. The used NAS implements in FPGA a cascade filters architecture, imitating the ...
Presentation
Icon

Live Demonstration: neuromorphic robotics, from audio to locomotion through spiking CPG on SpiNNaker. 

Gutiérrez Galán, Daniel; Domínguez Morales, Juan Pedro; Pérez Peña, Fernando; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro (IEEE Computer Society, 2019)
This live demonstration presents an audio-guided neuromorphic robot: from a Neuromorphic Auditory Sensor (NAS) to locomotion using Spiking Central Pattern Generators (sCPGs). Several gaits are generated by sCPGs ...
Presentation
Icon

Live Demonstration: Neuromorphic Row-by-Row Multi-convolution FPGA Processor-SpiNNaker architecture for Dynamic-Vision Feature Extraction 

Tapiador Morales, Ricardo; Domínguez Morales, Juan Pedro; Gutiérrez Galán, Daniel; Ríos Navarro, José Antonio; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro (IEEE Computer Society, 2019)
In this demonstration a spiking neural network architecture for vision recognition using an FPGA spiking convolution processor, based on leaky integrate and fire neurons (LIF) and a SpiNNaker board is presented. The ...
Presentation
Icon

Spikes Monitors for FPGAs, an Experimental Comparative Study 

Cerezuela Escudero, Elena; Domínguez Morales, Manuel Jesús; Jiménez Fernández, Ángel Francisco; Paz Vicente, Rafael; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (Springer, 2013)
In this paper we present and analyze two VHDL components for monitoring internal activity of spikes fired by silicon neurons inside FPGAs. These spikes monitors encode each spike according to the Address-Event ...
  • 1
  • 2
  • About idUS
  • Deposit your work
  • Services
  • Distribution License
  • FAQS
  • idUS in figures
Universidad de Sevilla
  • idUS is a DSpace implementation and is managed by Biblioteca de la Universidad de Sevilla.
  • Last update: 20 April 2022.
Contact  |  Help
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional License.
Creative Commons LicenseLevel AA conformance, W3C WAI Web Content Accessibility Guidelines 2.0Logo Crue
Copyright © 2015. idUS. Depósito de Investigación de la Universidad de Sevilla.
     

     

    This website only uses cookies for technical purposes, it does not receive or transfer personal data from users without their consent.  More information.

    Accept