Buscar
Mostrando ítems 31-40 de 47
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A spatial calibrated AER contrast retina with adjustable contrast threshold
(2009)
Address Event Representation (AER) is an emergent technology for assembling modular multi-blocks bio-inspired sensory and processing systems. Visual sensors (retinae) are among the first AER modules to be reported since ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
On an Efficient CAD implementation of the distance term in pelgrom's mismatch model
(Institute of Electrical and Electronics Engineers (IEEE), 2007)
In 1989, Pelgrom et al. published a mismatch model for MOS transistors, where the variation of parameter mismatch between two identical transistors is given by two independent terms: a size-dependent term and a ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Poker-DVS and MNIST-DVS. Their History, How They Were Made, and Other Details
(Frontiers Media, 2015)
This article reports on two databases for event-driven object recognition using a Dynamic Vision Sensor (DVS). The first, which we call Poker-DVS and is being released together with this article, was obtained by browsing ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A calibration technique for very low current and compact tunable neuromorphic cells: Application to 5-bit 20nA DACs
(Institute of Electrical and Electronics Engineers, 2008)
Low current applications, like neuromorphic circuits, where operating currents can be as low as a few nanoamperes or less, suffer from huge transistor mismatches, resulting in around or less than 1-bit precisions. Recently, ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A 3.6 μ s latency asynchronous frame-free event-driven dynamic-vision-sensor
(Institute of Electrical and Electronics Engineers, 2011)
This paper presents a 128 × 128 dynamic vision sensor. Each pixel detects temporal changes in the local illumination. A minimum illumination temporal contrast of 10% can be detected. A compact preamplification stage has ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A high-precision current-mode WTA-MAX circuit with multichip capability
(Institute of Electrical and Electronics Engineers, 1998)
This paper presents a circuit design technique suitable for the realization of winner-take-all (WTA), maximum (MAX), looser-take-all (LTA), and minimum (MIN) circuits. The technique presented is based on current replication ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A five-decade dynamic-range ambient-light-independent calibrated signed-spatial-contrast AER retina with 0.1-ms latency and optional time-to-first-spike mode
(Institute of Electrical and Electronics Engineers, 2010)
Address Event Representation (AER) is an emergent technology for assembling modular multiblock bio-inspired sensory and processing systems. Visual sensors (retinae) are among the first AER modules to be reported since the ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Precise 90º quadrature current-controlled oscillator tunable between 50-130 MHz
(Institute of Electrical and Electronics Engineers, 2003)
A VLSI continuous time sinusoidal OTA-C quadrature oscillator fabricated in a standard double-poly 0.8 µm CMOS process is presented. The oscillator is tunable in the frequency range from 50–130 MHz. The two phases produced ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
![Premio Mensual Publicación Científica Destacada de la US. Facultad de Física Icon](/themes/idUS/images/certificate.png)
A CMOL-Like Memristor-CMOS Neuromorphic Chip-Core Demonstrating Stochastic Binary STDP
(Institute of Electrical and Electronics Engineers Inc., 2022-12)
The advent of nanoscale memristors raised hopes of being able to build CMOL (CMOS/nanowire/molecular) type ultra-dense in-memory-computing circuit architectures. In CMOL, nanoscale memristors would be fabricated at the ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A modified ART 1 algorithm more suitable for VLSI implementations
(Elsevier, 1996)
This paper presents a modification to the original ART 1 algorithm (Carpenter and Grossberg, 1987a, A massively parallel architecture for a self-organizing neural pattern recognition machine, Computer Vision, Graphics, and ...