Data

NameGómez Rodríguez, Francisco de Asís
DepartmentArquitectura y Tecnolog. de Computadores
Knowledge areaArquitectura y Tecnología de Computadores
Professional categoryProfesor Titular de Universidad
E-mailRequest
           

  Statistics

  • Items

    38

  • Visits

    2280

  • Downloads

    3750

  Publications

 

Article
Icon

Low Latency Event-Based Filtering and Feature Extraction for Dynamic Vision Sensors in Real-Time FPGA Applications

Linares Barranco, Alejandro; Pérez-Peña, Fernando; Moeys, Diederick P.; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Liu, Shih-Chii; Delbruck, Tobi (IEEE Computer Society, 2019-01-01)
Dynamic Vision Sensor (DVS) pixels produce an asynchronous variable-rate address-event output that represents brightness ...
Article
Icon

Approaching Retinal Ganglion Cell Modeling and FPGA Implementation for Robotics

Linares Barranco, Alejandro; Liu, Hongjie; Ríos Navarro, José Antonio; Gómez Rodríguez, Francisco de Asís; Moeys, Diederick P.; Delbruck, Tobi (MDPI, 2018-01-01)
Taking inspiration from biology to solve engineering problems using the organizing principles of biological neural computation ...
Presentation
Icon

A SpiNNaker Application: Design, Implementation and Validation of SCPGs

Cuevas Arteaga, Brayan; Domínguez Morales, Juan Pedro; Rostro González, Horacio; Espinal, Andrés; Jiménez Fernández, Ángel Francisco; Gómez Rodríguez, Francisco de Asís; Linares Barranco, Alejandro (Springer, 2017-01-01)
In this paper, we present the numerical results of the implementation of a Spiking Central Pattern Generator (SCPG) on a ...
Article
Icon

A Binaural Neuromorphic Auditory Sensor for FPGA: A Spike Signal Processing Approach

Jiménez Fernández, Ángel Francisco; Cerezuela Escudero, Elena; Miró Amarante, María Lourdes; Domínguez Morales, Manuel Jesús; Gómez Rodríguez, Francisco de Asís; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (IEEE Computer Society, 2017-01-01)
This paper presents a new architecture, design flow, and field-programmable gate array (FPGA) implementation analysis of ...
Presentation
Icon

Semi-wildlife gait patterns classification using Statistical Methods and Artificial Neural Networks

Gutiérrez Galán, Daniel; Domínguez Morales, Juan Pedro; Miró Amarante, María Lourdes; Gómez Rodríguez, Francisco de Asís; Domínguez Morales, Manuel Jesús; Rivas Pérez, Manuel; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro (IEEE Computer Society, 2017-01-01)
Several studies have focused on classifying behavioral patterns in wildlife and captive species to monitor their activities ...
Article
Icon

A spiking neural network for real-time Spanish vowel phonemes recognition

Miró Amarante, María Lourdes; Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Jiménez Moreno, Gabriel (Elsevier, 2017-01-01)
This paper explores neuromorphic approach capabilities applied to real-time speech processing. A spiking recognition neural ...
Presentation
Icon

ED-Scorbot: A Robotic test-bed Framework for FPGA-based Neuromorphic systems

Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Pérez Peña, Fernando; Miró Amarante, María Lourdes; Domínguez Morales, Manuel Jesús; Ríos Navarro, José Antonio; Cerezuela Escudero, Elena; Cascado Caballero, Daniel; Linares Barranco, Alejandro (IEEE Computer Society, 2016-01-01)
Neuromorphic engineering is a growing and promising discipline nowadays. Neuro-inspiration and brain understanding applied ...
Article
Icon

Diseño e implementación de un simulador software basado en el procesador MIPS32

Rivas Pérez, Manuel; Domínguez Morales, Manuel Jesús; Gómez Rodríguez, Francisco de Asís; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Civit Balcells, Antón (Universidad de Granada, 2015-01-01)
La arquitectura de computadores es una asignatura de gran importancia actualmente en las titulaciones de Informática. Pero ...
Career Final Project
Icon

Sistema de computarización para monturas astronómicas basado en CNC

Gómez Rodríguez, Francisco de Asís; Márquez Domínguez, Juan José (2015-01-01)
Presentation
Icon

A USB3.0 FPGA Event-based Filtering and Tracking Framework for Dynamic Vision Sensors

Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Villanueva, V.; Longinotti, L.; Delbrück, T. (IEEE Computer Society, 2015-01-01)
Dynamic vision sensors (DVS) are frame-free sensors with an asynchronous variable-rate output that is ideal for hard real-time ...
Presentation
Icon

Spike-based VITE control with Dynamic Vision Sensor applied to an Arm Robot.

Pérez Peña, Fernando; Morgado Estévez, Arturo; Serrano Gotarredona, María Teresa; Gómez Rodríguez, Francisco de Asís; Ferrer García, V.; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro (IEEE Computer Society, 2014-01-01)
Spike-based motor control is very important in the field of robotics and also for the neuromorphic engineering community ...
PhD Thesis
Icon

Una aportación al procesado neuromórfico de audio basado en modelos pulsantes. Desde la cóclea a la percepción auditiva

Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Miró Amarante, María Lourdes (2013-07-12)
El objetivo principal de esta tesis es abordar un nuevo sistema de procesado neuromórfico de audio basado en la representación ...
Article
Icon

Neuro-Inspired Spike-Based Motion: From Dynamic Vision Sensor to Robot Motor Open-Loop Control through Spike-VITE

Pérez-Peña, Fernando; Morgado Estévez, Arturo; Linares Barranco, Alejandro; Jiménez Fernández, Ángel Francisco; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; López Coronado, Juan (2013-01-01)
Presentation
Icon

Diseño de material específico docente para el aprendizaje de microcontroladores y sistemas USB

Corchuelo Gil, Rafael; Jiménez Rodríguez, María José; Romero Ternero, María del Carmen; Jiménez Moreno, Gabriel; Jiménez Fernández, Ángel Francisco; Domínguez Morales, Manuel Jesús; Cerezuela Escudero, Elena; Cascado Caballero, Daniel; Gómez Rodríguez, Francisco de Asís; Rivas Pérez, Manuel; Linares Barranco, Alejandro (AENUI: Asociación de Enseñantes Universitarios de Informática, 2011-01-01)
En la enseñanza en profundidad y especializada en materias de tipo informática nos encontramos con que los contenidos no ...
PhD Thesis
Icon

Análisis, diseño e implementación de sistemas neuromórficos basados en pulsos para el procesado de información de retinas artificiales

Jiménez Moreno, Gabriel; Gómez Rodríguez, Francisco de Asís (2011-01-01)
Esta tesis se articula en 8 capítulos: Capítulo 1: el presente, dedicado a introducir las motivaciones, los objetivos y ...
Presentation
Icon

Neuromorphic Real-Time Objects Tracking Using Address Event Representation and Silicon Retina

Gómez Rodríguez, Francisco de Asís; Miró Amarante, María Lourdes; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Díaz del Río, Fernando (Springer, 2011-01-01)
This paper presents a hierarchical neuromorphic system for tracking objects. We use AER (Address Event Representation) for ...
Presentation
Icon

An AER Spike-Processing Filter Simulator and Automatic VHDL Generator Based on Cellular Automata

Rivas Pérez, Manuel; Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Morgado Estévez, Arturo; Civit Balcells, Antón; Jiménez Moreno, Gabriel (Springer, 2011-01-01)
Spike-based systems are neuro-inspired circuits implementations traditionally used for sensory systems or sensor signal ...
Presentation
Icon

Live Demonstration: real time objects tracking using a bio-inspired processing cascade architecture

Gómez Rodríguez, Francisco de Asís; Miró Amarante, María Lourdes; Díaz del Río, Fernando; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (IEEE Computer Society, 2010-01-01)
This demonstration shows how a new bio-inspired processing cascade architecture is used for simultaneous objects tracking.
Presentation
Icon

Real time multiple objects tracking based on a bioinspired processing cascade architecture

Gómez Rodríguez, Francisco de Asís; Miró Amarante, María Lourdes; Díaz del Río, Fernando; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel (IEEE Computer Society, 2010-01-01)
This paper presents a cascade architecture for bio-inspired information processing. We use AER (Address Event Representation) ...
Presentation
Icon

On the AER Convolution Processors for FPGA

Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Civit Balcells, Antón (IEEE Computer Society, 2010-01-01)
Image convolution operations in digital computer systems are usually very expensive operations in terms of resource ...
Article
Icon

CAVIAR: A 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking

Serrano Gotarredona, Rafael; Oster, Matthias; Lichtsteiner, Patrick; Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Camuñas Mesa, Luis Alejandro; Berner, Raphael; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Serrano Gotarredona, María Teresa; Acosta Jiménez, Antonio José; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2009-01-01)
This paper describes CAVIAR, a massively parallel hardware implementation of a spike-based sensing-processing-learning-actuating ...
Presentation
Icon

Implementation of a time-warping AER mapper

Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Delbruck, Tobias; Berner, Raphael; Liu, Shih-Chii (IEEE Computer Society, 2009-01-01)
In recent implementations of neuromorphic spikebased sensors, multi-neuron processors, and actuators; the spike traffic ...
Presentation
Icon

FPGA Implementations Comparison of Neuro-cortical Inspired Convolution Processors for Spiking Systems

Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Civit Balcells, Antón (Springer, 2009-01-01)
Image convolution operations in digital computer systems are usually very expensive operations in terms of resource ...
Article
Icon

Computer vision techniques for forest fire perception

Martínez de Dios, José Ramiro; Arrue Ullés, Begoña C.; Ollero Baturone, Aníbal; Merino, L.; Gómez Rodríguez, Francisco de Asís (Elsevier, 2008-01-01)
This paper presents computer vision techniques for forest fire perception involving measurement of forest fire properties ...
Presentation
Icon

Image convolution using a probabilistic mapper on USB-AER board

Paz Vicente, Rafael; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Gómez Rodríguez, Francisco de Asís; Miró Amarante, María Lourdes; Civit Balcells, Antón (IEEE Computer Society, 2008-01-01)
In this demo we propose a method for computing real time convolution on AER images. For that we use signed events. The AER ...
Final Degree Project
Icon

Sistema de localización en edificios inteligentes

Gómez Rodríguez, Francisco de Asís; Junquera Sánchez, Alberto (2007-01-01)
El objeto del presente Proyecto consiste en desarrollar un sistema que permita la localización de objetos o personas ...
Presentation
Icon

Using FPGA for visuo-motor control with a silicon retina and a humanoid robot

Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Jiménez Fernández, Ángel Francisco; Delbrück, T.; Lichtensteiner, P. (IEEE Computer Society, 2007-01-01)
The address-event representation (AER) is a neuromorphic communication protocol for transferring asynchronous events between ...
Presentation
Icon

LVDS Serial AER Link performance

Miró Amarante, María Lourdes; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Paz Vicente, Rafael; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Serrano Gotarredona, Rafael (IEEE Computer Society, 2007-01-01)
Address-Event-Representation (AER) is a communication protocol for transferring asynchronous events between VLSI chips, ...
Presentation
Icon

AER Auditory Filtering and CPG for Robot Control

Gómez Rodríguez, Francisco de Asís; Linares Barranco, Alejandro; Miró Amarante, María Lourdes; Liu, Shih-Chii; Schaik, André van; Etienne-Cummings, R.; Lewis, M. A. (IEEE Computer Society, 2007-01-01)
Address-Event-Representation (AER) is a communication protocol for transferring asynchronous events between VLSI chips, ...
Presentation
Icon

A LVDS Serial AER Link

Miró Amarante, María Lourdes; Jiménez Fernández, Ángel Francisco; Linares Barranco, Alejandro; Gómez Rodríguez, Francisco de Asís; Paz Vicente, Rafael; Jiménez Moreno, Gabriel; Civit Balcells, Antón (IEEE Computer Society, 2007-01-01)
Address-Event-Representation (AER) is a communication protocol for transferring asynchronous events between VLSI chips, ...
Career Final Project
Icon

Simulado de una desalinizadora

Gómez Rodríguez, Francisco de Asís; Pérez García, Francisco (2006-01-01)
Presentation
Icon

High-speed image processing with AER-based components

Serrano Gotarredona, Rafael; Linares Barranco, Bernabé; Serrano Gotarredona, María Teresa; Acosta Jiménez, Antonio José; Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Civit Balcells, Antón (IEEE Computer Society, 2006-01-01)
A high speed sample image processing application using AER-based components is presented. The setup objective is to ...
Presentation
Icon

AER tools for Communications and Debugging

Gómez Rodríguez, Francisco de Asís; Paz Vicente, Rafael; Linares Barranco, Alejandro; Rivas Pérez, Manuel; Miró Amarante, María Lourdes; Vicente Díaz, Saturnino; Jiménez Moreno, Gabriel; Civit Balcells, Antón (IEEE Computer Society, 2006-01-01)
Address-event-representation (AER) is a communications protocol for transferring spikes between bio-inspired chips. Such ...
Presentation
Icon

Tools for Address-Event-Representation Communication Systems and Debugging

Rivas Pérez, Manuel; Gómez Rodríguez, Francisco de Asís; Paz Vicente, Rafael; Linares Barranco, Alejandro; Vicente Díaz, Saturnino; Cascado Caballero, Daniel (Springer, 2005-01-01)
Address-Event-Representation (AER) is a communications protocol for transferring spikes between bio-inspired chips. Such ...
Presentation
Icon

AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems

Serrano Gotarredona, Rafael; Oster, M.; Lichtsteiner, P.; Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Kolle Riis, H.; Delbrück, Tobi; Liu, Shih-Chii; Zahnd, S.; Whatley, A.M.; Douglas, R.; Häfliger, P.; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Serrano Gotarredona, María Teresa; Acosta Jiménez, Antonio José; Linares Barranco, Bernabé (Neural Information Processing Systems Foundation, 2005-01-01)
A 5-layer neuromorphic vision processor whose components communicate spike events asychronously using the ...
Presentation
Icon

Test Infrastructure for Address-Event-Representation Communications

Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Rodríguez Jódar, Miguel Ángel; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Civit Balcells, Antón (Springer, 2005-01-01)
Address-Event-Representation (AER) is a communication protocol for transferring spikes between bio-inspired chips. Such ...
Presentation
Icon

Two Hardware Implementations of the Exhaustive Synthetic AER Generation Method

Gómez Rodríguez, Francisco de Asís; Paz Vicente, Rafael; Miró Amarante, María Lourdes; Linares Barranco, Alejandro; Jiménez Moreno, Gabriel; Civit Balcells, Antón (Springer, 2005-01-01)
Address-Event-Representation (AER) is a communications protocol for transferring images between chips, originally developed ...
Presentation
Icon

Synthetic generation of address-events for real-time image processing

Linares Barranco, Alejandro; Senhadji Navarro, Raouf; García Vargas, Ignacio; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Civit Balcells, Antón (IEEE Computer Society, 2003-01-01)
Address-event-representation (AER) is a communication protocol that emulates the nervous system's neurons communication, ...