Mostrar el registro sencillo del ítem
Artículo
Current-mode fully-programmable piece-wise-linear block for neuro-fuzzy applications
dc.creator | Serrano Gotarredona, María Teresa | es |
dc.creator | Linares Barranco, Bernabé | es |
dc.date.accessioned | 2018-06-19T13:22:13Z | |
dc.date.available | 2018-06-19T13:22:13Z | |
dc.date.issued | 2002 | |
dc.identifier.citation | Serrano Gotarredona, M.T. y Linares Barranco, B. (2002). Current-mode fully-programmable piece-wise-linear block for neuro-fuzzy applications. Electronics Letters, 38 (20), 1165-1166. | |
dc.identifier.issn | 0013-5194 | es |
dc.identifier.issn | 1350-911X | es |
dc.identifier.uri | https://hdl.handle.net/11441/76320 | |
dc.description.abstract | A new method to implement an arbitrary piece-wise-linear characteristic in current mode is presented. Each of the breaking points and each slope is separately controllable. As an example a block that implements an N-shaped piece-wise-linearity has been designed. The N-shaped block operates in the subthreshold region and uses only ten transistors. These characteristics make it especially suitable for large arrays of neuro-fuzzy systems where the number of transistors and power consumption per cell is an important concern. A prototype of this block has been fabricated in a 0.35 μm CMOS technology. The functionality and programmability of this circuit has been verified through experimental results. | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers | es |
dc.relation.ispartof | Electronics Letters, 38 (20), 1165-1166. | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Current-mode fully-programmable piece-wise-linear block for neuro-fuzzy applications | es |
dc.type | info:eu-repo/semantics/article | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Arquitectura y Tecnología de Computadores | es |
dc.relation.publisherversion | http://dx.doi.org/10.1049/el:20020831 | es |
dc.identifier.doi | 10.1049/el:20020831 | es |
idus.format.extent | 2 p. | es |
dc.journaltitle | Electronics Letters | es |
dc.publication.volumen | 38 | es |
dc.publication.issue | 20 | es |
dc.publication.initialPage | 1165 | es |
dc.publication.endPage | 1166 | es |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Current mode fully programmable ... | 245.9Kb | [PDF] | Ver/ | |