Repositorio de producción científica de la Universidad de Sevilla

An automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductors

 

Advanced Search
 

Show simple item record

dc.creator González Echevarría, Reinier es
dc.creator Roca Moreno, Elisenda es
dc.creator Castro López, Rafael es
dc.creator Fernández Fernández, Francisco Vidal es
dc.creator Sieiro, J. es
dc.creator López Villegas, J. M. es
dc.creator Vidal, N. es
dc.date.accessioned 2018-04-25T16:28:20Z
dc.date.available 2018-04-25T16:28:20Z
dc.date.issued 2017
dc.identifier.citation González Echevarría, R., Roca Moreno, E., Castro López, R., Fernández Fernández, F.V., Sieiro, J., López Villegas, J.M. y Vidal, N. (2017). An automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductors. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 36 (1), 15-26.
dc.identifier.issn 0278-0070 es
dc.identifier.uri https://hdl.handle.net/11441/73667
dc.description.abstract A new design methodology for radiofrequency circuits is presented that includes electromagnetic (EM) simulation of the inductors into the optimization flow. This is achieved by previously generating the Pareto-optimal front (POF) of the inductors using EM simulation. Inductors are selected from the Pareto front and their S-parameter matrix is included in the circuit netlist that is simulated using an RF simulator. Generating the EM-simulated POF of inductors is computationally expensive, but once generated, it can be used for any circuit design. The methodology is illustrated both for a singleobjective and a multiobjective optimization of a low noise amplifier es
dc.description.sponsorship Ministerio de Economía y Competitividad TEC2013-45638-C3-3-R, TEC2013-40430-R es
dc.description.sponsorship Junta de Andalucía PIC12-TIC-1481 es
dc.description.sponsorship Consejo Superior de Investigaciones Científicas 201350E058 es
dc.format application/pdf es
dc.language.iso eng es
dc.publisher Institute of Electrical and Electronics Engineers es
dc.relation.ispartof IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 36 (1), 15-26.
dc.rights Attribution-NonCommercial-NoDerivatives 4.0 Internacional *
dc.rights.uri http://creativecommons.org/licenses/by-nc-nd/4.0/ *
dc.subject Design methodologies es
dc.subject Pareto front generation es
dc.subject Single-objective optimization es
dc.subject Multi-objective optimization es
dc.subject Radio frecuency circuits es
dc.subject Electromagnetic simulation es
dc.title An automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductors es
dc.type info:eu-repo/semantics/article es
dc.type.version info:eu-repo/semantics/acceptedVersion es
dc.rights.accessrights info:eu-repo/semantics/openAccess es
dc.relation.projectID TEC2013-45638-C3-3-R es
dc.relation.projectID TEC2013-40430-R es
dc.relation.projectID PIC12-TIC-1481 es
dc.relation.projectID 201350E058 es
dc.relation.publisherversion http://dx.doi.org/10.1109/TCAD.2016.2564362 es
dc.identifier.doi 10.1109/TCAD.2016.2564362 es
idus.format.extent 13 p. es
dc.journaltitle IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems es
dc.publication.volumen 36 es
dc.publication.issue 1 es
dc.publication.initialPage 15 es
dc.publication.endPage 26 es
Size: 3.992Mb
Format: PDF

This item appears in the following Collection(s)

Show simple item record