Mostrar el registro sencillo del ítem

Artículo

dc.creatorViejo Cortés, Juliánes
dc.creatorVillar de Ossorno, José Ignacioes
dc.creatorJuan Chico, Jorgees
dc.creatorMillán Calderón, Alejandroes
dc.creatorOstúa Arangüena, Enriquees
dc.creatorQuirós Carmona, Juanes
dc.date.accessioned2017-07-14T09:38:46Z
dc.date.available2017-07-14T09:38:46Z
dc.date.issued2012
dc.identifier.citationViejo Cortés, J., Villar de Ossorno, J.I., Juan Chico, J., Millán Calderón, A., Ostúa Arangüena, E. y Quirós Carmona, J. (2012). Long-term on-chip verification of systems with logical events scattered in time. Microprocessors and Microsystems, 36 (5), 402-408.
dc.identifier.issn0141-9331es
dc.identifier.urihttp://hdl.handle.net/11441/62510
dc.description.abstractTraditional on-chip and off-chip logic analyzers present important shortcomings when used for the longterm verification of industrial embedded systems, forcing the designer to implement ad hoc verification solutions. This paper introduces a suitable solution for long-term verification of FPGA-based designs consisting of a verification core that uses the PicoBlaze microcontroller, dedicated logic and a serial port communication in order to monitor the internal signals of the system in a continuous way. The core design focuses on low resource requirements and has been successfully applied to the verification of a real industrial synchronization platform showing remarkable advantages over commercial on-chip solutions like Xilinx’s ChipScope Pro. Moreover, in order to improve the reusability of this core a software tool has been developed to automatically include the verification core in any specific system.es
dc.description.sponsorshipMinisterio de Educación y Ciencia TEC2007-61802/MICes
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherElsevieres
dc.relation.ispartofMicroprocessors and Microsystems, 36 (5), 402-408.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectFPGAes
dc.subjectLong-term verificationes
dc.subjectOn-chip verificationes
dc.subjectPicoBlazees
dc.titleLong-term on-chip verification of systems with logical events scattered in timees
dc.typeinfo:eu-repo/semantics/articlees
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/submittedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Tecnología Electrónicaes
dc.relation.projectIDTEC2007-61802/MICes
dc.relation.publisherversionhttp://www.sciencedirect.com/science/article/pii/S0141933112000221es
dc.identifier.doi10.1016/j.micpro.2012.02.005es
idus.format.extent6es
dc.journaltitleMicroprocessors and Microsystemses
dc.publication.volumen36es
dc.publication.issue5es
dc.publication.initialPage402es
dc.publication.endPage408es
dc.identifier.sisius20300258es
dc.contributor.funderMinisterio de Educación y Ciencia (MEC). España

FicherosTamañoFormatoVerDescripción
Long-term on-chip.pdf967.1KbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional