Repositorio de producción científica de la Universidad de Sevilla

Simulation environment for an OFDM transmitter using UVM methodology

 

Advanced Search
 
Opened Access Simulation environment for an OFDM transmitter using UVM methodology
Cites
Show item statistics
Icon
Export to
Author: Martínez Zambrana, Antonio
Director: Guzmán Miranda, Hipólito
Department: Universidad de Sevilla. Departamento de Ingeniería Electrónica
Date: 2016
Document type: Final Degree Work
Academic Title: Universidad de Sevilla. Grado en Ingeniería de las Tecnologías de Telecomunicación
Abstract: The aim of this Project was to design a verification testbench using the Universal Verification Methodology standardized by Accellera. The HDL design I chose to verify was an OFDM transceiver written in VHDL according to the PRIME alliance specifications. The tools used were EDA proprietary software for hardware verification working in conjunction with Matlab. The strategy to develop the final testbench was based on a series of UVM testbenches, focusing on adding more UVM and verification functionality than the previous version. The final testbench was fully integrated with Matlab, which worked as a Golden model. The results of the project successfully prove that the UVM is a very scalable verification methodology, has the possibility to implement the most advanced verification measures and is simple to integrate with most modern technologies.
Cite: Martínez Zambrana, A. (2016). Simulation environment for an OFDM transmitter using UVM methodology. (Trabajo fin de grado inédito). Universidad de Sevilla, Sevilla.
Size: 2.952Mb
Format: PDF

URI: http://hdl.handle.net/11441/49651

This work is under a Creative Commons License: 
Attribution-NonCommercial-NoDerivatives 4.0 Internacional

This item appears in the following Collection(s)