Repositorio de producción científica de la Universidad de Sevilla

Digital test design with an "ad hoc" strategy for an industrial ASIC with large dimension

Opened Access Digital test design with an "ad hoc" strategy for an industrial ASIC with large dimension
Exportar a
Autor: González Carvajal, Ramón
Aguirre Echanove, Miguel Ángel
Torralba Silgado, Antonio Jesús
García Franquelo, Leopoldo
Departamento: Universidad de Sevilla. Departamento de Ingeniería Electrónica
Fecha: 1996
Publicado en: Design of Circuits and Integrated Systems, 375-377. Sitges, España : DCIS
Tipo de documento: Ponencia
Resumen: The development of digital ASIC's with a large area states a lot of doubts when the ingenieer must design a test strategy. The design of an industrial circuit advises a test to be made quite similar to the normal field functioning. If the size of the die is large or quite complex this idea can be unreachable. The techniques of automatic test maybe relevant, thought it should be increased the cell and routing area. If the circuit has been designed with a hierarchical manner with separated blocks, or works with some precompiled megacells, the application of these techniques can be inadvisable, so that we suggest a mixed solution. In this paper we describes a set os a “ad hoc” strategies for the construction of a test for a large digital circuit, it has been introduced soma additional simple circuits able to make visible some part of the whole chip. Those ideas have been introduced in an industrial circuit which today is being manufactured.
Tamaño: 176.7Kb
Formato: PDF


Mostrar el registro completo del ítem

Esta obra está bajo una Licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional

Este registro aparece en las siguientes colecciones