Now showing items 1-1 of 1
Complementary tunnel gate topology to reduce crosstalk effects [Presentation]
(Institute of Electrical and Electronics Engineers (IEEE), 2017)
Tunnel transistors are one of the most attractive steep subthreshold slope devices which are being investigated to overcome power density and energy inefficiency exhibited by CMOS technology. There are design challenges ...