Mostrar el registro sencillo del ítem
Artículo
Using Building Blocks to Design Analog Neuro-Fuzzy Controllers
dc.creator | Vidal Verdú, Fernando | es |
dc.creator | Rodríguez Vázquez, Ángel Benito | es |
dc.date.accessioned | 2020-04-15T14:50:53Z | |
dc.date.available | 2020-04-15T14:50:53Z | |
dc.date.issued | 1995 | |
dc.identifier.citation | Vidal Verdú, F. y Rodríguez Vázquez, Á.B. (1995). Using Building Blocks to Design Analog Neuro-Fuzzy Controllers. IEEE Micro, 15 (4), 49-57. | |
dc.identifier.issn | 0272-1732 | es |
dc.identifier.uri | https://hdl.handle.net/11441/95261 | |
dc.description.abstract | We present a parallel architecture for fuzzy controllers and a methodology for their realization as analog CMOS chips for low- and medium-precision applications. These chips can be made to learn through the adaptation of electrically controllable parameters guided by a dedicated hardware-compatible learning algorithm. Our designs emphasize simplicity at the circuit level—a prerequisite for increasing processor complexity and operation speed. Examples include a three-input, four-rule controller chip in 1.5-μm CMOS, single-poly, double-metal technology. | es |
dc.format | application/pdf | es |
dc.format.extent | 9 p. | es |
dc.language.iso | eng | es |
dc.publisher | Institute of Electrical and Electronics Engineers | es |
dc.relation.ispartof | IEEE Micro, 15 (4), 49-57. | |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.title | Using Building Blocks to Design Analog Neuro-Fuzzy Controllers | es |
dc.type | info:eu-repo/semantics/article | es |
dcterms.identifier | https://ror.org/03yxnpp24 | |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
dc.relation.publisherversion | https://doi.org/10.1109/40.400633 | es |
dc.identifier.doi | 10.1109/40.400633 | es |
dc.journaltitle | IEEE Micro | es |
dc.publication.volumen | 15 | es |
dc.publication.issue | 4 | es |
dc.publication.initialPage | 49 | es |
dc.publication.endPage | 57 | es |
dc.identifier.sisius | 6655004 | es |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
Using Building Blocks.pdf | 1.137Mb | ![]() | Ver/ | |