Error control in simplification before generation algorithms for symbolic analysis of large analogue circuits

Rodríguez García, Juan D.; Guerra Vinuesa, Oscar; Roca Moreno, Elisenda; Fernández Fernández, Francisco Vidal; Rodríguez Vázquez, Ángel Benito

doi:10.1049/el:19990235

Artículo

dc.creator	Rodríguez García, Juan D.	es
dc.creator	Guerra Vinuesa, Oscar	es
dc.creator	Roca Moreno, Elisenda	es
dc.creator	Fernández Fernández, Francisco Vidal	es
dc.creator	Rodríguez Vázquez, Ángel Benito	es
dc.date.accessioned	2020-03-26T16:14:10Z
dc.date.available	2020-03-26T16:14:10Z
dc.date.issued	1999
dc.identifier.citation	Rodríguez García, J.D., Guerra Vinuesa, O., Roca Moreno, E., Fernández Fernández, F.V. y Rodríguez Vázquez, Á.B. (1999). Error control in simplification before generation algorithms for symbolic analysis of large analogue circuits. Electronics Letters, 35 (4), 260-261.
dc.identifier.issn	0013-5194	es
dc.identifier.issn	1350-911X	es
dc.identifier.uri	https://hdl.handle.net/11441/94590
dc.description.abstract	Circuit reduction is a fundamental first step in addressing the symbolic analysis of large analogue circuits. A new algorithm for simplification before generation is presented which is very efficient in terms of speed and the amount of circuit reduction, and solves the accuracy problems of previously reported approaches.	es
dc.format	application/pdf	es
dc.format.extent	2 p.	es
dc.language.iso	eng	es
dc.publisher	Institution of Engineering and Technology	es
dc.relation.ispartof	Electronics Letters, 35 (4), 260-261.
dc.rights	Attribution-NonCommercial-NoDerivatives 4.0 Internacional	*
dc.rights.uri	http://creativecommons.org/licenses/by-nc-nd/4.0/	*
dc.title	Error control in simplification before generation algorithms for symbolic analysis of large analogue circuits	es
dc.type	info:eu-repo/semantics/article	es
dcterms.identifier	https://ror.org/03yxnpp24
dc.type.version	info:eu-repo/semantics/acceptedVersion	es
dc.rights.accessRights	info:eu-repo/semantics/openAccess	es
dc.contributor.affiliation	Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo	es
dc.relation.publisherversion	https://doi.org/10.1049/el:19990235	es
dc.identifier.doi	10.1049/el:19990235	es
dc.journaltitle	Electronics Letters	es
dc.publication.volumen	35	es
dc.publication.issue	4	es
dc.publication.initialPage	260	es
dc.publication.endPage	261	es
dc.identifier.sisius	6705911	es

Ficheros	Tamaño	Formato	Ver	Descripción
Error control in simplification ...	271.3Kb	[PDF]	Ver/Abrir

Este registro aparece en las siguientes colecciones

Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM))

Mostrar el registro sencillo del ítem

Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional