Mostrar el registro sencillo del ítem

Artículo

dc.creatorSerra Graells, Francesces
dc.creatorRueda Rueda, Adoraciónes
dc.creatorHuertas Díaz, José Luises
dc.date.accessioned2018-06-13T14:41:28Z
dc.date.available2018-06-13T14:41:28Z
dc.date.issued2004
dc.identifier.citationSerra Graells, F., Rueda Rueda, A. y Huertas Díaz, J.L. (2004). Low-voltage CMOS log-companding techniques for audio applications. Analog Integrated Circuits and Signal Processing, 38 (2), 121-135.
dc.identifier.issn0925-1030es
dc.identifier.issn1573-1979es
dc.identifier.urihttps://hdl.handle.net/11441/76162
dc.description.abstractThis paper presents a collection of novel current-mode circuit techniques for the integration of very low-voltage (down to 1 V) low-power (few hundreds of μA) complete SoCs in CMOS technologies. The new design proposal is based on both, the Log Companding theory and the MOSFET operating in subthreshold. Several basic building blocks for audio amplification, AGC and arbitrary filtering are given. The feasibility of the proposed CMOS circuits is illustrated through experimental data for different design case studies in 1.2 and 0.35 μm VLSI technologies.es
dc.description.sponsorshipComisión Interministerial de Ciencia y Tecnología TIC97-1159, TIC99- 1084es
dc.description.sponsorshipEuropean Union ESPRIT-FUSE-23068es
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherSpringeres
dc.relation.ispartofAnalog Integrated Circuits and Signal Processing, 38 (2), 121-135.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectLow-Voltagees
dc.subjectCMOSes
dc.subjectSubthresholdes
dc.subjectLoges
dc.subjectCompandinges
dc.subjectAudioes
dc.subjectDesignes
dc.subjectHearing-Aidses
dc.titleLow-voltage CMOS log-companding techniques for audio applicationses
dc.typeinfo:eu-repo/semantics/articlees
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/submittedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Electrónica y Electromagnetismoes
dc.relation.projectIDTIC97-1159es
dc.relation.projectIDTIC99- 1084es
dc.relation.projectIDESPRIT-FUSE-23068es
dc.relation.publisherversionhttp://doi.org/10.1023/B:ALOG.0000011163.29809.57es
dc.identifier.doi10.1023/B:ALOG.0000011163.29809.57es
idus.format.extent47 p.es
dc.journaltitleAnalog Integrated Circuits and Signal Processinges
dc.publication.volumen38es
dc.publication.issue2es
dc.publication.initialPage121es
dc.publication.endPage135es
dc.contributor.funderComisión Interministerial de Ciencia y Tecnología (CICYT). España
dc.contributor.funderEuropean Union (UE)

FicherosTamañoFormatoVerDescripción
Low Voltage CMOS Log Companding.pdf555.2KbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional