dc.creator | Núñez Martínez, Juan | es |
dc.creator | Ginés Arteaga, Antonio José | es |
dc.creator | Peralías Macías, Eduardo | es |
dc.creator | Rueda Rueda, Adoración | es |
dc.date.accessioned | 2018-04-30T13:47:05Z | |
dc.date.available | 2018-04-30T13:47:05Z | |
dc.date.issued | 2016 | |
dc.identifier.citation | Nuñez Martínez, J., Ginés Arteaga, A.J., Peralias Macias, E. y Rueda Rueda, A. (2016). Design methodology for low-jitter differential clock recovery circuits in high performance ADCs. Analog Integrated Circuits and Signal Processing, 89 (3), 593-609. | |
dc.identifier.issn | 0925-1030 (impreso) | es |
dc.identifier.issn | 1573-1979 (electrónico) | es |
dc.identifier.uri | https://hdl.handle.net/11441/73806 | |
dc.description.abstract | This paper presents a design methodology for the simultaneous optimization of jitter and power consumption in ultra-low jitter clock recovery circuits (<100fsrms) for high-performance ADCs. The key ideas of the design methodology are: a) a smart parameterization of transistor sizes to have smooth dependence of specifications on the design variables, b) based on this parameterization, carrying out a design space sub-sampling which allows capturing the whole circuit performance for reducing computation resources and time during optimization. The proposed methodology, which can easily incorporate process voltage and temperature (PVT) variations, has been used to perform a systematic design space exploration that provides sub-100fs jitter clock recovery circuits in two CMOS commercial processes at different technological nodes (1.8V 0.18μm and 1.2V 90nm). Post-layout simulation results for a case of study with typical jitter of 68fs for a 1.8V 80dB-SNDR 100Msps Pipeline ADC application are also shown as demonstrator. | es |
dc.description.sponsorship | Gobierno de España TEC2015-68448-R | es |
dc.description.sponsorship | European Space Agency 4000108445-13-NL-RA | es |
dc.format | application/pdf | es |
dc.language.iso | eng | es |
dc.publisher | Springer | es |
dc.relation.ispartof | Analog Integrated Circuits and Signal Processing, 89 (3), 593-609. | |
dc.rights | Atribución-NoComercial-SinDerivadas 3.0 Estados Unidos de América | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.subject | Clock recovery | es |
dc.subject | Ultra-low jitter | es |
dc.subject | Design methodology | es |
dc.subject | High-speed high-resolution ADCs | es |
dc.subject | Pipeline ADCs | es |
dc.title | Design methodology for low-jitter differential clock recovery circuits in high performance ADCs | es |
dc.type | info:eu-repo/semantics/article | es |
dc.type.version | info:eu-repo/semantics/submittedVersion | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
dc.contributor.affiliation | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo | es |
dc.relation.projectID | TEC2015-68448-R | es |
dc.relation.projectID | 4000108445-13-NL-RA | es |
dc.relation.publisherversion | http://dx.doi.org/ 10.1007/s10470-016-0870-6 | es |
dc.identifier.doi | 10.1007/s10470-016-0870-6 | es |
idus.format.extent | 16 p. | es |
dc.journaltitle | Analog Integrated Circuits and Signal Processing | es |
dc.publication.volumen | 89 | es |
dc.publication.issue | 3 | es |
dc.publication.initialPage | 593 | es |
dc.publication.endPage | 609 | es |
dc.contributor.funder | Gobierno de España | |
dc.contributor.funder | European Space Agency (ESA) | |