View Item 

Show simple item record

Article

Opened Access
An automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductors

dc.creatorGonzález Echevarría, Reinieres
dc.creatorRoca Moreno, Elisendaes
dc.creatorCastro López, Rafaeles
dc.creatorFernández Fernández, Francisco Vidales
dc.creatorSieiro, J.es
dc.creatorLópez Villegas, J. M.es
dc.creatorVidal, N.es
dc.date.accessioned2018-04-25T16:28:20Z
dc.date.available2018-04-25T16:28:20Z
dc.date.issued2017
dc.identifier.citationGonzález Echevarría, R., Roca Moreno, E., Castro López, R., Fernández Fernández, F.V., Sieiro, J., López Villegas, J.M. y Vidal, N. (2017). An automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductors. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 36 (1), 15-26.
dc.identifier.issn0278-0070es
dc.identifier.urihttps://hdl.handle.net/11441/73667
dc.description.abstractA new design methodology for radiofrequency circuits is presented that includes electromagnetic (EM) simulation of the inductors into the optimization flow. This is achieved by previously generating the Pareto-optimal front (POF) of the inductors using EM simulation. Inductors are selected from the Pareto front and their S-parameter matrix is included in the circuit netlist that is simulated using an RF simulator. Generating the EM-simulated POF of inductors is computationally expensive, but once generated, it can be used for any circuit design. The methodology is illustrated both for a singleobjective and a multiobjective optimization of a low noise amplifieres
dc.description.sponsorshipMinisterio de Economía y Competitividad TEC2013-45638-C3-3-R, TEC2013-40430-Res
dc.description.sponsorshipJunta de Andalucía PIC12-TIC-1481es
dc.description.sponsorshipConsejo Superior de Investigaciones Científicas 201350E058es
dc.formatapplication/pdfes
dc.language.isoenges
dc.publisherInstitute of Electrical and Electronics Engineerses
dc.relation.ispartofIEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 36 (1), 15-26.
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.subjectDesign methodologieses
dc.subjectPareto front generationes
dc.subjectSingle-objective optimizationes
dc.subjectMulti-objective optimizationes
dc.subjectRadio frecuency circuitses
dc.subjectElectromagnetic simulationes
dc.titleAn automated design methodology of RF circuits by using Pareto-optimal fronts of EMsimulated inductorses
dc.typeinfo:eu-repo/semantics/articlees
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/acceptedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.relation.projectIDTEC2013-45638-C3-3-Res
dc.relation.projectIDTEC2013-40430-Res
dc.relation.projectIDPIC12-TIC-1481es
dc.relation.projectID201350E058es
dc.relation.publisherversionhttp://dx.doi.org/10.1109/TCAD.2016.2564362es
dc.identifier.doi10.1109/TCAD.2016.2564362es
idus.format.extent13 p.es
dc.journaltitleIEEE Transactions on Computer Aided Design of Integrated Circuits and Systemses
dc.publication.volumen36es
dc.publication.issue1es
dc.publication.initialPage15es
dc.publication.endPage26es

FilesSizeFormatViewDescription
An automated design methodology.pdf3.992MbIcon   [PDF] View/Open  

This item appears in the following collection(s)

Show simple item record

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Except where otherwise noted, this item's license is described as: Attribution-NonCommercial-NoDerivatives 4.0 Internacional