- idUS
- Investigación
- Ciencias
- Instituto de Microelectrónica de Sevilla (IMSE-CNM)
- Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM))
- Listar Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) por autor
Listar Artículos (Instituto de Microelectrónica de Sevilla (IMSE-CNM)) por autor "Fernández Berni, Jorge"
Mostrando ítems 1-16 de 16
-
Artículo
All-MOS implementation of RC networks for time-controlled Gaussian spatial filtering
Fernández Berni, Jorge; Carmona Galán, Ricardo (Wiley-Blackwell, 2012)This paper addresses the design and VLSI implementation of MOS-based RC networks capable of performing time-controlled ...
-
Artículo
Bottom-up performance analysis of focal-plane mixed-signal hardware for Viola–Jones early vision tasks
Fernández Berni, Jorge; Carmona Galán, Ricardo; Río Fernández, Rocío del; Rodríguez Vázquez, Ángel Benito (John Wiley & Sons, 2015)Focal-plane mixed-signal arrays have traditionally been designed according to the general claim that moderate accuracy in ...
-
Artículo
CMOS-3D smart imager architectures for feature detection
Suárez Cambre, Manuel; Brea Sánchez, Víctor Manuel; Fernández Berni, Jorge; Carmona Galán, Ricardo; Liñán Cembrano, Gustavo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2012)This paper reports a multi-layered smart image sensor architecture for feature extraction based on detection of interest ...
-
Artículo
Early forest fire detection by vision-enabled wireless sensor networks
Fernández Berni, Jorge; Carmona Galán, Ricardo; Martínez Carmona, Juan F.; Rodríguez Vázquez, Ángel Benito (CSIRO Publishing, 2012)Wireless sensor networks constitute a powerful technology particularly suitable for environmental monitoring. With regard ...
-
Artículo
FLIP-Q: A QCIF resolution focal-plane array for low-power image processing
Fernández Berni, Jorge; Carmona Galán, Ricardo; Carranza González, Luis (Institute of Electrical and Electronics Engineers, 2011)This paper reports a 176×144-pixel smart image sensor designed and fabricated in a 0.35 CMOS-OPTO process. The chip ...
-
Artículo
Gaussian Pyramid: Comparative Analysis of Hardware Architectures
Oliveira, Fernanda DV.R.; Gomes, José Gabriel; Fernández Berni, Jorge; Carmona Galán, Ricardo; Río Fernández, Rocío del; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2017)This paper addresses a comparison of architectures for the hardware implementation of Gaussian image pyramids. Main ...
-
Artículo
Image Sensing Scheme Enabling Fully-Programmable Light Adaptation and Tone Mapping with a Single Exposure
Fernández Berni, Jorge; Oliveira, Fernanda D.V.R.; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2016)This letter presents new insights into a high dynamic range (HDR) technique recently reported. We demonstrate that two ...
-
Artículo
Impact of thermal throttling on long-term visual inference in a cpu-based edge device
Benoit-Cattin, Théo; Velasco Montero, Delia; Fernández Berni, Jorge (Multidisciplinary Digital Publishing Institute (MDPI), 2020)Many application scenarios of edge visual inference, e.g., robotics or environmental monitoring, eventually require long ...
-
Artículo
Low-Power CMOS Vision Sensor for Gaussian Pyramid Extraction
Suárez Cambre, Manuel; Brea Sánchez, Víctor Manuel; Fernández Berni, Jorge; Carmona Galán, Ricardo; Cabello, D.; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2017)This paper introduces a CMOS vision sensor chip in a standard 0.18 μm CMOS technology for Gaussian pyramid extraction. The ...
-
Artículo
Low-power focal-plane dynamic texture segmentation based on programmable image binning and diffusion hardware
Fernández Berni, Jorge; Carmona Galán, Ricardo (Society of Photo-Optical Instrumentation Engineers, 2009)Stand-alone applications of vision are severely constrained by their limited power budget. This is one of the main reasons ...
-
Artículo
Optimum Selection of DNN Model and Framework for Edge Inference
Velasco Montero, Delia; Fernández Berni, Jorge; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (IEEE, 2018)This paper describes a methodology to select the optimum combination of deep neuralnetwork and software framework for ...
-
Artículo
PreVIous: A Methodology for Prediction of Visual Inference Performance on IoT Devices
Velasco Montero, Delia; Fernández Berni, Jorge; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2020)This article presents PreVIous, a methodology to predict the performance of convolutional neural networks (CNNs) in terms ...
-
Artículo
Single-Exposure HDR Technique Based on Tunable Balance Between Local and Global Adaptation
Fernández Berni, Jorge; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2016)This brief describes a high-dynamic-range technique that compresses wide ranges of illuminations into the available signal ...
-
Artículo
Smart imaging for power-efficient extraction of Viola-Jones local descriptors
Fernández Berni, Jorge; Carmona Galán, Ricardo; Río Fernández, Rocío del; Leñero Bardallo, Juan Antonio; Suárez Cambre, Manuel; Rodríguez Vázquez, Ángel Benito (Society of Photo-Optical Instrumentation Engineers, 2014)In computer vision, local descriptors permit to summarize relevant visual cues through feature vectors. These vectors ...
-
Artículo
TFET-based Well Capacity Adjustment in Active Pixel Sensor for Enhanced High Dynamic Range
Fernández Berni, Jorge; Niemier, M.; Hu, X.S.; Lu, H.; Li, W.; Fay, P.; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2017)We present a Tunnel Field-Effect Transistor (TFET)-based pixel circuit for well capacity adjustment that does not require ...
-
Artículo
Ultralow-power processing array for image enhancement and edge detection
Fernández Berni, Jorge; Carmona Galán, Ricardo; Rodríguez Vázquez, Ángel Benito (Institute of Electrical and Electronics Engineers, 2012)This paper presents a massively parallel processing array designed for the 0.13-μm 1.5-V standard CMOS base process of a ...