Buscar
Mostrando ítems 11-20 de 47
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Log-domain implementation of complex dynamics reaction-diffusion neural networks
(Institute of Electrical and Electronics Engineers, 2003)
In this paper, we have identified a second-order reaction-diffusion differential equation able to reproduce through parameter setting different complex spatio-temporal behaviors. We have designed a log-domain hardware that ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A programmable VLSI filter architecture for application in real-time vision processing systems
(World Scientific Publishing, 2000)
An architecture is proposed for the realization of real-time edge-extraction filtering operation in an Address-Event-Representation (AER) vision system. Furthermore, the approach is valid for any 2D filtering operation as ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
A 32 x 32 Pixel Convolution Processor Chip for Address Event Vision Sensors With 155 ns Event Latency and 20 Meps Throughput
(IEEE Computer Society, 2011)
This paper describes a convolution chip for event-driven vision sensing and processing systems. As opposed to conventional frame-constraint vision systems, in event-driven vision there is no need for frames. In frame-free ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Low power LVDS transceiver for AER links with burst mode operation capability
(2009)
This paper presents the design and simulation of an LVDS transceiver intended to be used in serial AER links. Traditional implementations of LVDS serial interfaces require a continuous data flow between the transmitter ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
On the design and characterization of femtoampere current-mode circuits
(Institute of Electrical and Electronics Engineers, 2003)
In this paper, we show and validate a reliable circuit design technique based on source voltage shifting for current-mode signal processing down to femtoamperes. The technique involves specific-current extractors and ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
The stochastic I-Pot: A circuit block for programming bias currents
(Institute of Electrical and Electronics Engineers, 2007)
In this brief, we present the “Stochastic I-Pot.” It is a circuit element that allows for digitally programming a precise bias current ranging over many decades, from pico-amperes up to hundreds of micro-amperes. I-Pot ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Exploiting memristance for implementing spike-time-dependent-plasticity in neuromorphic nanotechnology systems
(2009)
In this paper we show that STDP can be implemented using a crossbar memristive array combined with neurons that asynchronously generate spikes of a given shape. An attenuated version of such spikes needs to be sent ...
Ponencia
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Live Demonstration: Event-Driven Sensing and Processing for High-Speed Robotic Vision
(Institute of Electrical and Electronics Engineers, 2014)
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
Very wide range tunable CMOS/bipolar current mirrors with voltage clamped input
(Institute of Electrical and Electronics Engineers, 1999)
In low power current mode signal processing circuits it is often necessary to use current mirrors to replicate and amplify/attenuate current signals and clamp the voltage of nodes with high parasitic capacitances so that ...
Artículo
![Con acceso al texto completo Icon](/themes/idUS//images/acceso/opened_access.png)
On Multiple AER Handshaking Channels Over High-Speed Bit-Serial Bidirectional LVDS Links With Flow-Control and Clock-Correction on Commercial FPGAs for Scalable Neuromorphic Systems
(Institute of Electrical and Electronics Engineers, 2017)
Address event representation (AER) is a widely employed asynchronous technique for interchanging “neural spikes” between different hardware elements in neuromorphic systems. Each neuron or cell in a chip or a system is ...