Mostrar el registro sencillo del ítem

Ponencia

dc.creatorOstúa Arangüena, Enriquees
dc.creatorJuan Chico, Jorgees
dc.creatorViejo Cortés, Juliánes
dc.creatorBellido Díaz, Manuel Jesúses
dc.creatorGuerrero Martos, Davides
dc.creatorMillán Calderón, Alejandroes
dc.creatorRuiz de Clavijo Vázquez, Paulinoes
dc.date.accessioned2021-02-05T10:33:15Z
dc.date.available2021-02-05T10:33:15Z
dc.date.issued2006
dc.identifier.citationOstúa Arangüena, E., Juan Chico, J., Viejo Cortés, J., Bellido Díaz, M.J., Guerrero Martos, D., Millán Calderón, A. y Ruiz de Clavijo Vázquez, P. (2006). A SoC Design Methodology for LEON2 on FPGA. En IWS 2006: XII Taller IBERCHIP San José, Costa Rica: IBERCHIP.
dc.identifier.urihttps://hdl.handle.net/11441/104648
dc.description.abstractSoC design methodologies show up as a natural and productive method to implement embedded and/or ubiquitous systems. The authors explore the possibilities of the free LEON2 processor core, originally developed by the European Space Agency, and the Xilinx FPGA family to develop a complete SoC design methodology for both hardware and software. Advantages of the platform and productivity of the proposed methodology are highlighted through an application example, showing the suitability of LEON2 implemented on FPGA for professional-grade applications.es
dc.formatapplication/pdfes
dc.format.extent9es
dc.language.isoenges
dc.publisherIBERCHIPes
dc.relation.ispartofIWS 2006: XII Taller IBERCHIP (2006).
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/*
dc.titleA SoC Design Methodology for LEON2 on FPGAes
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dcterms.identifierhttps://ror.org/03yxnpp24
dc.type.versioninfo:eu-repo/semantics/publishedVersiones
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.contributor.affiliationUniversidad de Sevilla. Departamento de Tecnología Electrónicaes
dc.relation.publisherversionhttp://161.111.232.132/iberchip2006/ponencias.htmles
dc.eventtitleIWS 2006: XII Taller IBERCHIPes
dc.eventinstitutionSan José, Costa Ricaes
dc.relation.publicationplaceSan José, Costa Ricaes

FicherosTamañoFormatoVerDescripción
A SOC design methodology for ...665.3KbIcon   [PDF] Ver/Abrir  

Este registro aparece en las siguientes colecciones

Mostrar el registro sencillo del ítem

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional