Repositorio de producción científica de la Universidad de Sevilla

Implementation of a closed loop SHMPWM technique for three level converters


Advanced Search

Show simple item record

dc.creator Nápoles Luengo, Javier es
dc.creator Portillo Guisado, Ramón Carlos es
dc.creator José I. León es
dc.creator Aguirre Echanove, Miguel Ángel es
dc.creator García Franquelo, Leopoldo es 2015-03-26T08:28:25Z 2015-03-26T08:28:25Z 2008 es
dc.description.abstract High power converters are built using high-voltage and high-current rated semiconductors. The commutation of these devices imply large amounts of energy per cycle leading to very low switching frequency in order to avoid a high rise on the semiconductors temperature. The consequence is high harmonic distortion generated by the converter. Grid codes requirements specify the maximum admitted harmonic distortion. The well-known selective harmonic elimination pulse width modulation (SHEPWM) technique has proved to be useful in eliminating some of the undesired harmonics without increasing the switching frequency, leaving the rest of them free. The solution to the rest of harmonics is to add bulky and expensive filters. Recently, the method named selective harmonic mitigation pulse width modulation (SHMPWM) has been introduced. The aim of this technique is to mitigate the amplitude of the undesirable harmonics, to acceptable values to meet the grid code, considering a larger number of harmonics. In this paper a practical implementation of this technique in a closed loop scheme is presented. The experimental results using a 150 kW three-level diode-champed converter show that the output signals meet the EN 50160 and CIGRE WG 36-05 grid codes. Comparisons between SHMPWM and SHEPWM are included in the experiments, showing the superior performances of the SHMPWM technique. en
dc.format application/pdf es
dc.language.iso eng es
dc.publisher IEEE en
dc.relation.ispartof 34dn International Conference On Industrial Electronics, Control And Instrumentation (IECON), 3260-3265. Orlando, Florida : IEEE es
dc.rights Attribution-NonCommercial-NoDerivatives 4.0 Internacional es
dc.rights.uri es
dc.title Implementation of a closed loop SHMPWM technique for three level converters en
dc.type info:eu-repo/semantics/conferenceObject es
dc.rights.accessrights info:eu-repo/semantics/openAccess es
dc.contributor.affiliation Universidad de Sevilla. Departamento de Ingeniería Electrónica es
dc.relation.publisherversion 10.1109/IECON.2008.4758482
Size: 1.046Mb
Format: PDF

This item appears in the following Collection(s)

Show simple item record