Now showing items 1-1 of 1
Comparison of TFETs and CMOS using optimal design points for power-speed trade-offs [Article]
(Institute of Electrical and Electronics Engineers, 2017)
Tunnel transistors are one of the most attractive steep subthreshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of CMOS technology. In this ...